Ensuring consistency between cycle-accurate and instruction set simulators

Abstract : The xMAS micro-architecture modeling language has been introduced by Intel to facilitate the formal representation and analysis of on-chip interconnect fabrics. In this paper, we introduce xMAStime, a new domain-specific language inspired by xMAS. xMAStime allows the modeling of full micro-architectures comprising certain classes of CPU pipelines, caches, and RAM. Given an in-order pipeline model in xMAStime, we automatically generate both a Cycle-Accurate, Bit-Accurate (CABA) hardware simulator and a timed instruction set simulator where time is accounted with safe upper bounds, as in the pipeline analysis step of Worst-Case Execution Time (WCET) analysis. The approach relies on the theory of endochronous systems, which allows us to ensure functional equivalence and timing consistency between the two generated simulators, using a delay-insensitivity argument. xMAStime is implemented over Lucid Synchrone-a dataflow synchronous language featuring a higher order type system and type inference, which facilitate the definition of our DSL. We use the new DSL to model and synthesize simulation code for a full-fledged MIPS32-based architecture.
Liste complète des métadonnées

https://hal.inria.fr/hal-01959370
Contributor : Fatma Jebali <>
Submitted on : Tuesday, December 18, 2018 - 4:35:01 PM
Last modification on : Thursday, December 20, 2018 - 1:27:11 AM
Document(s) archivé(s) le : Wednesday, March 20, 2019 - 12:11:03 PM

File

main.pdf
Files produced by the author(s)

Identifiers

  • HAL Id : hal-01959370, version 1

Citation

Fatma Jebali, Dumitru Potop-Butucaru. Ensuring consistency between cycle-accurate and instruction set simulators. ACSD 2018 - 18th International Conference on Application of Concurrency to System Design, Jun 2018, Bratislava, Slovakia. ⟨hal-01959370⟩

Share

Metrics

Record views

34

Files downloads

46