A. Benveniste, P. Caspi, S. A. Edwards, N. Halbwachs, P. L. Guernic et al., SoCLib Consortium et al. The SoCLib project: An integrated system-on-chip modelling and simulation platform, Proceedings of the IEEE, vol.91, issue.1, pp.64-83, 2003.

F. Cassez and J. Béchennec, Timing analysis of binary programs with uppaal, Proceedings ACSD, pp.41-50, 2013.

S. Chatterjee, M. Kishinevsky, and U. Y. Ogras, xMAS: Quick Formal Modeling of Communication Fabrics to Enable Verification, IEEE Design Test of Computers, vol.29, issue.3, pp.80-88, 2012.

B. De-dinechin, D. Van-amstel, M. Poulhì, and G. Lager, Time-critical computing on a single-chip massively parallel processor, Proceedings DATE, 2014.
URL : https://hal.archives-ouvertes.fr/hal-01090449

G. Kahn, The semantics of a simple language for parallel programming. Information processing, vol.74, pp.471-475, 1974.

H. Herbegue, H. Cassé, M. Filali, and C. Rochange, Hardware architecture specification and constraint-based WCET computation, Proceedings SIES, 2013.
URL : https://hal.archives-ouvertes.fr/hal-01148073

N. Halbwachs, P. Caspi, P. Raymond, and D. Pilaud, The synchronous data flow programming language LUSTRE. Proceedings of the IEEE, vol.79, pp.1305-1320, 1991.

H. Herbegue, M. Filali, and H. Cassé, Formal Architecture Specification for Time Analysis, Proceedings ARCS, 2014.
URL : https://hal.archives-ouvertes.fr/hal-01141443

J. L. Hennessy and D. A. Patterson, Computer Architecture: A Quantitative Approach, 2007.

D. Hardy, B. Rouxel, and I. Puaut, The Heptane Static WorstCase Execution Time Estimation Tool, Proceedings WCET, 2017.
URL : https://hal.archives-ouvertes.fr/hal-01590444

X. Leroy, D. Doligez, A. Frisch, J. Garrigue, D. Rémy et al., The OCaml system release 4.02, 2014.
URL : https://hal.archives-ouvertes.fr/hal-00930213

D. Potop-butucaru, B. Caillaud, and A. Benveniste, Concurrency in Synchronous Systems. Formal Methods in System Design, vol.28, pp.111-130, 2006.
URL : https://hal.archives-ouvertes.fr/inria-00124252

M. Pouzet, Lucid Synchrone, version 3. Tutorial and reference manual, 2006.

D. Potop-butucaru and I. Puaut, Integrated Worst-Case Execution Time Estimation of Multicore Applications, Proceedings WCET, 2013.
URL : https://hal.archives-ouvertes.fr/hal-00909330

R. Townsend, M. A. Kim, and S. A. Edwards, From functional programs to pipelined dataflow circuits, Proceedings CC, 2017.

X. Zhao and Z. Lu, A Tool for xMAS-Based Modeling and Analysis of Communication Fabrics in Simulink, ACM Trans. Model. Comput. Simul, vol.27, issue.3, pp.1-16, 2017.