, Altera Corporation. Stratix-V Device Handbook, 2013.

S. Bansal, H. Hsiao, T. Czajkowski, and J. H. Anderson, High-level synthesis of software-customizable floating-point cores, Design, Automation & Test in Europe, pp.37-42, 2018.

Z. Carmichael, F. Hamed, C. Langroudi, J. Khazanov, J. L. Lillie et al., Performanceefficiency trade-off of low-precision numerical formats in deep neural networks, Proceedings of the Conference for Next Generation Arithmetic, vol.3, pp.1-3, 2019.

R. Chaurasiya, J. Gustafson, R. Shrestha, J. Neudorfer, S. Nambiar et al., Farhad Merchant, and Rainer Leupers. Parameterized Posit Arithmetic Hardware Generator, 36th International Conference on Computer Design, pp.334-341, 2018.

J. Chen, Z. Al-ars, and H. P. Hofstee, A matrix-multiply unit for posits in reconfigurable logic leveraging (open)CAPI (online), pp.1-5, 2018.

L. Florent-de-dinechin, J. Forget, Y. Muller, and . Uguen, Posits: the good, the bad and the ugly, Proceedings of the Conference for Next Generation Arithmetic, 2019.

L. Forget, Y. Uguen, D. Florent-de-dinechin, and . Thomas, A type-safe arbitrary precision arithmetic portability layer for HLS tools, International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies, pp.1-6, 2019.
URL : https://hal.archives-ouvertes.fr/hal-02131798

L. Fousse, G. Hanrot, V. Lefèvre, P. Pélissier, and P. Zimmermann, MPFR: A multiple-precision binary floatingpoint library with correct rounding, ACM Transactions on Mathematical Software, vol.33, issue.2, p.13, 2007.
URL : https://hal.archives-ouvertes.fr/inria-00070266

. Posit-working-group, Posit standard documentation, 2018.

L. John, . Gustafson, and . Isaac-t-yonemoto, Beating floating point at its own game: Posit arithmetic, Supercomputing Frontiers and Innovations, vol.4, issue.2, pp.71-86, 2017.

, IEEE standard for floating-point arithmetic, IEEE, vol.60559, 2008.

M. Kumar, J. Hayden, and K. So, Pacogen: A hardware posit arithmetic core generator, IEEE Access, vol.7, pp.74586-74601, 2019.

J. Johnson, Rethinking floating point for deep learning, 2018.

U. Kulisch, Computer arithmetic and validity: theory, implementation, and applications, 2013.
DOI : 10.1515/9783110301793

J. Muller, N. Brunie, C. Florent-de-dinechin, M. Jeannerod, V. Joldes et al., Handbook of Floating-Point Arithmetic, 2018.
URL : https://hal.archives-ouvertes.fr/ensl-00379167

A. Podobas and S. Matsuoka, Hardware implementation of POSITs and their application in FPGAs, International Parallel and Distributed Processing Symposium Workshops, pp.138-145, 2018.

D. Thomas, Templatised soft floating-point for high-level synthesis, 27th Annual International Symposium on Field-Programmable Custom Computing Machines, 2019.

Y. Uguen and F. De-dinechin, Design-space exploration for the Kulisch accumulator (Online), 2017.