, IEEE standard for floating-point arithmetic, IEEE, vol.60559, 2008.

J. L. Gustafson and I. T. Yonemoto, Beating floating point at its own game: Posit arithmetic, Supercomputing Frontiers and Innovations, vol.4, issue.2, pp.71-86, 2017.

U. Kulisch, Computer arithmetic and validity: theory, implementation, and applications, 2013.

P. W. Group, Posit standard documentation, 2018.

J. Johnson, Rethinking floating point for deep learning, 2018.

Z. Carmichael, H. F. Langroudi, C. Khazanov, J. Lillie, J. L. Gustafson et al., Performance-efficiency trade-off of low-precision numerical formats in deep neural networks, Proceedings of the Conference for Next Generation Arithmetic, vol.3, pp.1-3, 2019.

J. Chen, Z. Al-ars, and H. Hofstee, A matrix-multiply unit for posits in reconfigurable logic leveraging (open)CAPI (online), pp.1-5, 2018.

F. De-dinechin, L. Forget, J. Muller, and Y. Uguen, Posits: the good, the bad and the ugly, Proceedings of the Conference for Next Generation Arithmetic, p.6, 2019.
URL : https://hal.archives-ouvertes.fr/hal-01959581

R. Chaurasiya, J. Gustafson, R. Shrestha, J. Neudorfer, S. Nambiar et al., Parameterized Posit Arithmetic Hardware Generator, 36th International Conference on Computer Design, pp.334-341, 2018.

M. K. Jaiswal, H. , and K. So, Pacogen: A hardware posit arithmetic core generator, IEEE Access, vol.7, pp.74-586, 2019.

A. Podobas and S. Matsuoka, Hardware implementation of POSITs and their application in FPGAs, International Parallel and Distributed Processing Symposium Workshops, pp.138-145, 2018.

J. Muller, N. Brunie, F. De-dinechin, C. Jeannerod, M. Joldes et al., Handbook of Floating-Point Arithmetic, 2018.
URL : https://hal.archives-ouvertes.fr/ensl-00379167

Y. Uguen and F. De-dinechin, Design-space exploration for the Kulisch accumulator (Online), 2017.

-. Stratix and . Handbook, , 2013.

L. Forget, Y. Uguen, F. De-dinechin, and D. Thomas, A type-safe arbitrary precision arithmetic portability layer for HLS tools, International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies, pp.1-6, 2019.
URL : https://hal.archives-ouvertes.fr/hal-02131798

D. Thomas, Templatised soft floating-point for high-level synthesis, 27th Annual International Symposium on Field-Programmable Custom Computing Machines, 2019.

S. Bansal, H. Hsiao, T. Czajkowski, and J. H. Anderson, High-level synthesis of software-customizable floating-point cores," in Design, Automation & Test in Europe, pp.37-42, 2018.

L. Fousse, G. Hanrot, V. Lefèvre, P. Pélissier, and P. Zimmermann, MPFR: A multiple-precision binary floating-point library with correct rounding, ACM Transactions on Mathematical Software, vol.33, issue.2, p.13, 2007.
URL : https://hal.archives-ouvertes.fr/inria-00070266

F. De-dinechin, B. Pasca, O. Cret, and R. Tudoran, An FPGAspecific approach to floating-point accumulation and sum-of-products, International Conference on Field-Programmable Technology, pp.33-40, 2008.
URL : https://hal.archives-ouvertes.fr/ensl-00268348

Y. Uguen, F. De-dinechin, and S. Derrien, Bridging high-level synthesis and application-specific arithmetic: The case study of floating-point summations, 27th International Conference on Field Programmable Logic and Applications, pp.1-8, 2017.
URL : https://hal.archives-ouvertes.fr/hal-01373954