, IEEE standard for binary floating-point arithmetic. Institute of Electrical and Electronics Engineers, pp.754-1985

F. De-dinechin, B. Pasca, O. Cre¸tcre¸t, and R. Tudoran, An FPGA-specific approach to floatingpoint accumulation and sum-of-products, Field-Programmable Technologies, pp.33-40, 2008.
URL : https://hal.archives-ouvertes.fr/ensl-00268348

E. Kadric, P. Gurniak, and A. Dehon, Accurate parallel floating-point accumulation, IEEE Transactions on Computers, pp.3224-3238, 2016.

U. Kulisch, Computer arithmetic and validity : Theory, implementation, and applications, 2013.

M. Kumm and P. Zipf, Pipelined compressor tree optimization using integer linear programming, Field Programmable Logic and Applications, pp.1-8, 2014.

D. U. Lee, A. A. Gaffar, R. C. Cheung, O. Mencer, W. Luk et al., Accuracy-guaranteed bit-width optimization, Computer-Aided Design of Integrated Circuits and Systems, 1990.

M. Lin, S. Cheng, and J. Wawrzynek, Cascading deep pipelines to achieve high throughput in numerical reduction operations, Reconfigurable Computing and FPGAs, pp.103-108, 2010.

Z. Luo and M. Martonosi, Accelerating pipelined integer and floating-point accumulations in configurable hardware with delayed addition techniques, IEEE Transactions on Computers, pp.208-218, 2000.

J. Muller, N. Brisebarre, F. De-dinechin, C. Jeannerod, V. Lefèvre et al., Handbook of Floating-Point Arithmetic, 2010.
URL : https://hal.archives-ouvertes.fr/ensl-00379167

T. Ogita, S. M. Rump, and S. Oishi, Accurate sum and dot product, SIAM Journal on Scientific Computing, pp.1955-1988, 2005.

T. , O. Bachir, and J. P. David, Performing floating-point accumulation on a modern FPGA in single and double precision, Field-Programmable Custom Computing Machines, pp.105-108, 2010.

A. Paidimarri, A. Cevrero, P. Brisk, and P. Ienne, FPGA implementation of a single-precision floating-point multiply-accumulator with single-cycle accumulation, Field Programmable Custom Computing Machines, pp.267-270, 2009.

O. Sentieys, D. Menard, D. Novo, and K. Parashar, Automatic fixed-point conversion : a gateway to high-level power optimization, Design Automation and Test in Europe, 2014.
URL : https://hal.archives-ouvertes.fr/hal-01100230

S. Sun and J. Zambreno, A floating-point accumulator for FPGA-based high performance computing applications, Field-Programmable Technology, pp.493-499, 2009.

T. Teufel and M. Baesler, FPGA implementation of a decimal floating-point accurate scalar product unit with a parallel fixed-point multiplier, Reconfigurable Computing and FPGAs, pp.6-11, 2009.

D. Wilson and G. Stitt, The unified accumulator architecture : A configurable, portable, and extensible floating-point accumulator. Reconfigurable Technology and Systems, vol.21, pp.1-21, 2016.