Generating high-performance custom floating-point pipelines, Field Programmable Logic and Applications, pp.59-64, 2009. ,
URL : https://hal.archives-ouvertes.fr/ensl-00379154
A novel cotransformation for LNS subtraction, Journal of Signal Processing Systems, vol.58, issue.1, pp.29-40, 2010. ,
DOI : 10.1007/s11265-008-0282-7
Parallel generation of gaussian random numbers using the table-hadamard transform, FPGAs for Custom Computing Machines, 2013. ,
Automatic generation of polynomial-based hardware architectures for function evaluation, Application-specific Systems, Architectures and Processors, 2010. ,
URL : https://hal.archives-ouvertes.fr/ensl-00470506
Floating-point exponential functions for DSP-enabled FPGAs, Field Programmable Technologies, pp.110-117, 2010. ,
URL : https://hal.archives-ouvertes.fr/ensl-00506125
Floatingpoint exponentiation units for reconfigurable computing, ACM Transactions on Reconfigurable Technology and Systems, vol.6, issue.1, 2013. ,
URL : https://hal.archives-ouvertes.fr/ensl-00718637
Fixed-point trigonometric functions on FPGAs, SIGARCH Computer Architecture News, vol.41, issue.5, pp.83-88, 2013. ,
URL : https://hal.archives-ouvertes.fr/ensl-00802777
Hardware implementations of fixed-point Atan2, 22nd IEEE Symposium of Computer Arithmetic (ARITH-22), pp.34-41, 2015. ,
URL : https://hal.archives-ouvertes.fr/hal-01091138
A general-purpose method for faithfully rounded floating-point function approximation in FPGAs, 22d Symposium on Computer Arithmetic, 2015. ,
DOI : 10.1109/arith.2015.27
Reduced Complexity Single and Multiple Constant Multiplication in Floating Point Precision, IEEE International Conference on Field Programmable Logic and Application (FPL), pp.255-261, 2012. ,
DOI : 10.1109/fpl.2012.6339190
Multiplication by rational constants, IEEE Transactions on Circuits and Systems, vol.II, issue.2, pp.98-102, 2012. ,
URL : https://hal.archives-ouvertes.fr/ensl-00610328
Optimal single constant multiplication using ternary adders, IEEE Transactions on Circuits and Systems II: Express Briefs, 2016. ,
DOI : 10.1109/tcsii.2016.2631630
Hardware division by small integer constants, IEEE Transactions on Computers, vol.66, issue.12, pp.2097-2110, 2017. ,
DOI : 10.1109/tc.2017.2707488
URL : https://hal.archives-ouvertes.fr/hal-01402252
FPGA-specific arithmetic optimizations of short-latency adders, Field Programmable Logic and Applications, pp.232-237, 2011. ,
URL : https://hal.archives-ouvertes.fr/ensl-00542389
Arithmetic core generation using bit heaps, Field-Programmable Logic and Applications, 2013. ,
DOI : 10.1109/fpl.2013.6645544
URL : https://hal.archives-ouvertes.fr/ensl-00738412
Automating the pipeline of arithmetic datapaths, 2017. ,
DOI : 10.23919/date.2017.7927080
URL : https://hal.archives-ouvertes.fr/hal-01373937
Towards hardware IIR filters computing just right: Direct form I case study, IEEE Transactions on Computers, vol.68, issue.4, 2019. ,
DOI : 10.1109/tc.2018.2879432
URL : https://hal.archives-ouvertes.fr/hal-01561052
A floating-point processor for fast and accurate sine/cosine evaluation, Transactions on Circuits and Systems I: Regular Papers, vol.66, pp.1507-1516, 2019. ,
MyHDL ,
Chisel: constructing hardware in a scala embedded language, DAC Design Automation Conference, pp.1212-1221, 2012. ,
High-level synthesis of software-customizable floating-point cores, 2018 Design, Automation & Test in Europe, pp.37-42, 2018. ,
DOI : 10.23919/date.2018.8341976
Digital Arithmetic, 2003. ,
URL : https://hal.archives-ouvertes.fr/ensl-00542215
Table size reduction methods for faithfully rounded lookup-table-based multiplierless function evaluation, Transactions on Circuits and Systems II, vol.62, issue.5, pp.466-470, 2015. ,
DOI : 10.1109/tcsii.2014.2386232
Advanced compressor tree synthesis for FPGAs, IEEE Transactions on Computers, vol.67, issue.8, pp.1078-1091, 2018. ,
DOI : 10.1109/tc.2018.2795611
Bridging High-Level Synthesis and Application-Specific Arithmetic: The Case Study of Floating-Point Summations, 27th International Conference on Field-Programmable Logic and Applications (FPL), 2017. ,
DOI : 10.23919/fpl.2017.8056792
URL : https://hal.archives-ouvertes.fr/hal-01373954
Sollya: An environment for the development of numerical codes, Mathematical Software -ICMS 2010, ser, vol.6327, 2010. ,
URL : https://hal.archives-ouvertes.fr/hal-00761644
Efficient polynomial L ? -approximations, 18th Symposium on Computer Arithmetic. IEEE, pp.169-176, 2007. ,
DOI : 10.1109/arith.2007.17
URL : https://hal.archives-ouvertes.fr/inria-00119513