V. Gaudet, A Survey and Tutorial on Contemporary Aspects of Multiple-Valued Logic and Its Application to Microelectronic Circuit, IEEE Journal on Emerging and Selected Topics in Circuits and Systems, vol.6, 2016.

G. Gulak, A review of multiple-valued memory technology, 28th IEEE International Symposium on Multiple-Valued Logic, pp.222-231, 1998.

D. Etiemble and M. Israel, Comparison of binary and multivalued integrated circuits according to VLSI criteria, IEEE Computer, pp.28-42, 1988.

D. Etiemble, Why M-Valued Circuits are restricted to a Small Niche, Journal of Multiple Valued Logic and Soft Computing, vol.9, 2003.

S. L. Hurst, Multiple-Valued Logic -Its Status and Its Future, IEEE Trans. on Computers, p.12, 1984.

F. Pollack, New Microarchitecture Challenges in the Coming Generations of CMOS Process Technologies

D. Etiemble and M. Israel, A new concept for ternary logic elements, Proc. 1974 International Symposium on Multiple Valued Logic. Morgantown, pp.437-456

M. Brilman, D. Etiemble, J. L. Oursel, and P. Tatareau, A 4-valued ECL Encoder and Decoder Circuit, IEEE J. Solid State Circuits, vol.17, issue.3, pp.547-552, 1982.

T. Dao, L. Russell, D. Preedy, and E. Mccluskey, 1977 IEEE International Solid-State Circuits Conference, Digest of Technical Papers, pp.110-111, 1977.

M. Aoki, A 16-level/Cell Dynamic Memory, IEEE J. Solid State Circuits, issue.2, pp.297-299, 1987.

T. Sugibayashi, I. Naritake, and A. Utsugi, A 1 Gb DRAM for File Application, ISSCC Digest of Technical Papers, pp.254-255, 1995.

T. Murotani, A 4-level Storage 4Gb DRAM, ISSCC Digest of Technical Papers, pp.74-75, 1997.

J. Bauer, A multilevel-Cell 32Mb Flash Memory, ISSCC Digest of Technical Papers, pp.132-133, 1995.

T. Jung, A 3.3 V 128 Mb Multi-Level Flash Memory for Mass Storage Applications, ISSCC Digest of Technical Papers, pp.32-33, 1996.
URL : https://hal.archives-ouvertes.fr/hal-01452311

M. M. Shulaker, G. Hills, N. Patil, H. Wei, H. Chen et al., Carbon nanotube computer, vol.501, 2013.

F. Sharifi, Robust and energy-efficient carbon nanotube FETbased MVL gates: A novel design approach, 2015.
DOI : 10.1016/j.mejo.2015.09.018

V. Deshpande, Scaling Beyond Moore: Single Electron Transistor and Single Atom Transistor Integration on CMOS, 2012.
URL : https://hal.archives-ouvertes.fr/tel-00813508

K. Degawa, T. Aoki, T. Higuhi, H. Inokawa, and Y. Takahashi, A Single Electron Transistor Logic Gate Family for Binary, Multivalued and Mixed-Mode Logic, IEICE Trans. Electron, issue.11, 2004.
DOI : 10.1109/ismvl.2004.1319952

D. Bhattacharjee, W. Kim, A. Chattopadhyay, R. Waser, and V. Rana, Multi-valued and Fuzzy Logic Realization using TaOx Memristive Devices, Scientific Reports, vol.8, issue.8, 2018.
DOI : 10.1038/s41598-017-18329-3
URL : https://www.nature.com/articles/s41598-017-18329-3.pdf

, IBM Makes Quantum Computing Available on IBM Cloud to Accelerate Innovation

S. Aaronson, The limits fo Quantum, pp.62-69, 2008.

A. Tarantola, Not even IBM is sure where its quantum computer experiments will lead, Personal Computing