N. Jones, How to stop data centres from gobbling up the world's electricity, Nature, vol.561, issue.7722, pp.163-166, 2018.

M. Vor-dem-berge, G. Costa, M. Jarus, A. Oleksiak, W. Piatek et al., Modeling data center building blocks for energy-efficiency and thermal simulations," in Energy-Efficient Data Centers, vol.8343, pp.66-82, 2014.

G. , D. Costa, and H. Hlavacs, Methodology of measurement for energy consumption of applications, Tech. Rep, 2010.

M. Jarus, A. Oleksiak, T. Piontek, and J. Weglarz, Runtime power usage estimation of hpc servers for various classes of real-life applications, Future Generation Computer Systems, vol.36, pp.299-310, 2014.

M. Canuto, R. Bosch, M. Macias, and J. Guitart, A methodology for full-system power modeling in heterogeneous data centers, Proceedings of the 9th International Conference on Utility and Cloud Computing, ser. UCC '16, pp.20-29, 2016.

Y. Wang, D. Nörtershäuser, S. L. Masson, and J. Menaud, Potential effects on server power metering and modeling, Wireless Networks, pp.1-8, 2018.
DOI : 10.1007/s11276-018-1882-1
URL : https://hal.archives-ouvertes.fr/hal-01869705

B. Acun, P. Miller, and L. V. Kale, Variation among processors under turbo boost in hpc systems, Proceedings of the 2016 International Conference on Supercomputing, ser. ICS '16, vol.6, pp.1-6, 2016.

A. Marathe, Y. Zhang, G. Blanks, N. Kumbhare, G. Abdulla et al., An empirical survey of performance and energy efficiency variation on intel processors, Proceedings of the 5th International Workshop on Energy Efficient Supercomputing, ser. E2SC'17, vol.9, pp.1-9, 2017.

J. C. Mccullough, Y. Agarwal, J. Chandrashekar, S. Kuppuswamy, A. C. Snoeren et al., Evaluating the effectiveness of model-based power characterization, USENIX Annual Technical Conf, vol.20, 2011.

M. E. Diouri, O. Glück, L. Lefévre, and J. Mignot, Your cluster is not power homogeneous: Take care when designing green schedulers, 2013 International Green Computing Conference Proceedings, pp.1-10, 2013.
URL : https://hal.archives-ouvertes.fr/hal-00870637

J. Kistowski, H. Block, J. Beckett, C. Spradling, K. Lange et al., Variations in cpu power consumption, Proceedings of the 7th ACM/SPEC on International Conference on Performance Engineering, ser. ICPE '16, pp.147-158, 2016.

S. R. Sarangi, B. Greskamp, R. Teodorescu, J. Nakano, A. Tiwari et al., Varius: A model of process variation and resulting timing errors for microarchitects, IEEE Transactions on Semiconductor Manufacturing, vol.21, issue.1, pp.3-13, 2008.

H. C. Coles, Y. Qin, and P. N. Price, Comparing server energy use and efficiency using small sample sizes, 2014.

A. Orgerie, L. Lefèvre, and J. Gelas, Demystifying energy consumption in grids and clouds, International Conference on Green Computing, pp.335-342, 2010.
URL : https://hal.archives-ouvertes.fr/ensl-00527642

T. Wendy, B. Kevin, and A. Victor, The unexpected impact of raising data center temperatures, Tech. Rep, 2011.

S. Sampath, Thermal analysis of high end servers based on development of detail modeland experiments, The university of texas at Arlington, 2012.

B. Balaji, J. Mccullough, R. K. Gupta, and Y. Agarwal, Accurate characterization of the variability in power consumption in modern mobile processors, Proceedings of the 2012 USENIX Conference on Power-Aware Computing and Systems, ser. HotPower'12, pp.8-8, 2012.

K. Lange and M. G. Tricker, The design and development of the server efficiency rating tool (sert), Proceedings of the 2Nd

, ACM/SPEC International Conference on Performance Engineering, ser. ICPE '11, pp.145-150, 2011.

,

Y. Wang, D. Nörtershäuser, S. L. Masson, and J. Menaud, Etude de l'influence des aspects thermiques sur la consommation et l'efficacité energétique des serveurs, SFT 2018 -26ème Congrès Français de Thermique, pp.1-8, 2018.

O. Tuncer, E. Ates, Y. Zhang, A. Turk, J. Brandt et al., Diagnosing performance variations in hpc applications using machine learning, High Performance Computing, pp.355-373, 2017.

E. A. León, I. Karlin, and A. T. Moody, System noise revisited: Enabling application scalability and reproducibility with smt, 2016 IEEE International Parallel and Distributed Processing Symposium (IPDPS), pp.596-607, 2016.

A. T. Committee, Data center power equipment thermal guidelines and best practices whitepaper, ASHRAE, Tech. Rep, 2016.

C. Andrew, The technical details behind intel's 7 watt ivy bridge cpus, 2013.

E. Kursun and C. Cher, Temperature variation characterization and thermal management of multicore architectures, IEEE Micro, vol.29, issue.1, pp.116-126, 2009.

D. Moss and J. H. Bean, Energy impact of increased server inlet temperature, APC white paper, vol.138, 2009.

C. , Intel now packs 100 million transistors in each square millimeter -ieee spectrum, 2017.

R. Prasher, Thermal interface materials: Historical perspective, status, and future directions, Proceedings of the IEEE, vol.94, issue.8, pp.1571-1586, 2006.

W. Huang, E. Humenay, K. Skadron, and M. R. Stan, The need for a full-chip and package thermal model for thermally optimized ic designs, Proceedings of the 2005 International Symposium on Low Power Electronics and Design, ser. ISLPED '05, pp.245-250, 2005.

D. A. Mukul, P. , P. Neha, and W. Vijay, Material technology for environmentally micro-electronic packagingl perspective, status, and future directions, Intel Technology Journal, 2006.

N. S. Kim, T. Austin, D. Baauw, T. Mudge, K. Flautner et al., Leakage current: Moore's law meets static power, Computer, vol.36, issue.12, pp.68-75, 2003.

C. Su, C. Tsui, and A. M. Despain, Low power architecture design and compilation techniques for high-performance processors, Proceedings of COMPCON '94, pp.489-498, 1994.

D. Etiemble, 45-year CPU evolution: one law and two equations, Second Workshop on Pioneering Processor Paradigms, 2018.
URL : https://hal.archives-ouvertes.fr/hal-01719766

A. Keshavarzi, K. Roy, and C. F. Hawkins, Intrinsic leakage in low power deep submicron cmos ics, Proceedings International Test Conference, pp.146-155, 1997.

M. Horowitz, T. Indermaur, and R. Gonzalez, Low-power digital design, Proceedings of 1994 IEEE Symposium on Low Power Electronics, pp.8-11, 1994.

J. A. Butts and G. S. Sohi, A static power model for architects, Proceedings 33rd Annual IEEE/ACM International Symposium on Microarchitecture. MICRO-33, pp.191-201, 2000.

G. E. Moore, Cramming more components onto integrated circuits, Proceedings of the IEEE, vol.86, issue.1, pp.82-85, 1998.

R. H. Dennard, F. H. Gaensslen, V. L. Rideout, E. Bassous, and A. R. Leblanc, Design of ion-implanted mosfet's with very small physical dimensions, IEEE Journal of Solid-State Circuits, vol.9, issue.5, pp.256-268, 1974.

T. Sakurai and A. R. Newton, Alpha-power law mosfet model and its applications to cmos inverter delay and other formulas, IEEE Journal of Solid-State Circuits, vol.25, issue.2, pp.584-594, 1990.

B. Zhai, D. Blaauw, D. Sylvester, D. Sylvester, and K. Flautner, Theoretical and practical limits of dynamic voltage scaling, Proceedings of the 41st Annual Design Automation Conference, ser. DAC '04, pp.868-873, 2004.

,

B. Goel and S. A. Mckee, A methodology for modeling dynamic and static power consumption for multicore processors, 2016 IEEE International Parallel and Distributed Processing Symposium (IPDPS), pp.273-282, 2016.

R. Robert, Ubuntu manpage: cpuburn, burnbx, burnk6, burnk7, burnmmx, burnp5, burnp6 -a collection, 2011.

. Archwiki, 2016) lm sensors -archwiki

. Psutil, , 2009.