C. Silvano and G. Agosta, AutoTuning and Adaptivity appRoach for Energy efficient eXascale HPC systems: the ANTAREX Approach, Design, Automation, and Test in Europe, 2016.
URL : https://hal.archives-ouvertes.fr/hal-01235741

C. Silvano, G. Agosta, and S. Cherubin, The ANTAREX approach to autotuning and adaptivity for energy efficient HPC systems, 2016 ACM Int'l Conf on Computing Frontiers, pp.288-293, 2016.
URL : https://hal.archives-ouvertes.fr/hal-01341826

C. Silvano, A. Bartolini, A. Beccari, C. Manelfi, C. Cavazzoni et al., SAMOS 2017-Int'l Conf on Embedded Computer Systems: Architecture, Modeling and Simulation, 2017.

C. Silvano and G. Agosta, Antarex: A dsl-based approach to adaptively optimizing and enforcing extra-functional properties in high performance computing, Proceedings of the 2018 Euromicro Conference on Digital Systems Design, 2018.
URL : https://hal.archives-ouvertes.fr/hal-01890152

J. M. Cardoso, T. Carvalho, J. G. Coutinho, W. Luk, R. Nobre et al., LARA: An Aspect-oriented Programming Language for Embedded Systems, Proc. 11th Annual Int'l Conf. on Aspect-oriented Software Development, pp.179-190, 2012.

J. M. Cardoso, J. G. Coutinho, T. Carvalho, P. C. Diniz, Z. Petrov et al., Performance-driven instrumentation and mapping strategies using the LARA aspect-oriented programming approach, Software: Practice and Experience, 2014.

J. M. Cardoso, Lara: An aspect-oriented programming language for embedded systems, Proc. 11th Annual Int'l Conf. on Aspectoriented Software Development, pp.179-190, 2012.

T. Kistler and M. Franz, Continuous program optimization: A case study, ACM Transactions on Programming Languages and Systems (TOPLAS), vol.25, issue.4, pp.500-548, 2003.

S. Campanoni, M. Sykora, G. Agosta, and S. C. Reghizzi, Dynamic look ahead compilation: a technique to hide jit compilation latencies in multicore environment, International conference on compiler construction, pp.220-235, 2009.

D. Binks, M. Jack, and W. Wilson, Game AI Pro: Collected Wisdom of Game AI Professionals, p.201, 2013.

S. Cherubin and G. Agosta, libVersioningCompiler: An easy-to-use library for dynamic generation and invocation of multiple code versions, SoftwareX, vol.7, pp.95-100, 2018.

R. Nobre, L. Reis, J. Bispo, T. Carvalho, J. M. Cardoso et al., Aspect-driven mixed-precision tuning targeting gpus, PARMA-DITAM '18, 2018.

S. Cherubin, G. Agosta, I. Lasri, E. Rohou, and O. Sentieys, Implications of Reduced-Precision Computations in HPC: Performance, Energy and Error, Int'l Conf on Parallel Computing (ParCo), 2017.
URL : https://hal.archives-ouvertes.fr/hal-01633790

D. Cattaneo, A. D. Bello, S. Cherubin, F. Terraneo, and G. Agosta, Embedded Operating System Optimization through Floating to Fixed Point Compiler Transformation, Proc of 2018 Euromicro Conference on Digital Systems Design, 2018.

U. A. Acar, G. E. Blelloch, and R. Harper, Selective memoization, Proceedings of the 30th ACM SIGPLAN-SIGACT symposium on Principles of programming languages, ser. POPL '03, pp.14-25, 2003.

G. Agosta, M. Bessi, E. Capra, and C. Francalanci, Dynamic memoization for energy efficiency in financial applications, Green Computing Conference and Workshops (IGCC), pp.1-8, 2011.

, Automatic memoization for energy efficiency in financial applications, Sustainable Computing: Informatics and Systems, vol.2, pp.105-115, 2011.

A. Suresh, E. Rohou, and A. Seznec, Compile-Time Function Memoization, 26th International Conference on Compiler Construction, 2017.
URL : https://hal.archives-ouvertes.fr/hal-01423811

A. Suresh, Intercepting Functions for Memoization: A Case Study Using Transcendental Functions, ACM Trans. Archit. Code Optim, vol.12, issue.2, p.23, 2015.
URL : https://hal.archives-ouvertes.fr/hal-01178085

F. Beneventi, A. Bartolini, C. Cavazzoni, and L. Benini, Continuous learning of hpc infrastructure models using big data analytics and in-memory processing tools, Design, Automation Test in Europe Conference Exhibition, pp.1038-1043, 2017.

C. Silvano, 2parma: Parallel paradigms and run-time management techniques for many-core architectures, 2010 IEEE Computer Society Annual Symposium on VLSI, pp.494-499, 2010.

, Multicube: Multi-objective design space exploration of multicore architectures, 2010 IEEE Computer Society Annual Symposium on VLSI, vol.22, pp.488-493, 2010.

D. Gadioli, G. Palermo, and C. Silvano, Application autotuning to support runtime adaptivity in multicore architectures, Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS), 2015 Int'l Conf on, pp.173-180, 2015.

A. Bartolini, R. Diversi, D. Cesarini, and F. Beneventi, Self-aware thermal management for high performance computing processors, IEEE Design & Test, 2017.

D. Cesarini, A. Bartolini, and L. Benini, Prediction horizon vs. efficiency of optimal dynamic thermal control policies in hpc nodes, 2017 IFIP/IEEE Int'l Conf on Very Large Scale Integration (VLSI-SoC), pp.1-6, 2017.

J. Floch, Using architecture models for runtime adaptability, IEEE Softw, vol.23, issue.2, pp.62-70, 2006.

J. Irwin, G. Kickzales, J. Lamping, A. Mendhekar, C. Maeda et al., Aspect-oriented Programming, ECOOP'97 -Object-Oriented Programming, ser. LNCS, vol.1241, pp.220-242, 1997.

T. Elrad, R. E. Filman, and A. Bader, Aspect-oriented Programming: Introduction, Commun ACM, vol.44, issue.10, pp.29-32, 2001.

O. Spinczyk, A. Gal, and W. Schröder-preikschat, AspectC++: An Aspect-oriented Extension to the C++ Programming Language, Proc. 40th Int'l Conf on Tools Pacific: Objects for Internet, Mobile and Embedded Applications, pp.53-60, 2002.

J. M. Cardoso, T. Carvalho, J. G. Coutinho, R. Nobre, R. Nane et al., Controlling a complete hardware synthesis toolchain with LARA aspects, Microprocessors and Microsystems, vol.37, issue.8, pp.1073-1089, 2013.

R. Nobre, L. G. Martins, and J. M. Cardoso, Use of Previously Acquired Positioning of Optimizations for Phase Ordering Exploration, Proc. of Int'l Workshop on Software and Compilers for Embedded Systems, pp.58-67, 2015.

G. Chrysos, Intel® Xeon Phi TM Coprocessor-the Architecture, Intel Whitepaper, 2014.

C. Cavazzoni, EURORA: A European Architecture Toward Exascale, Proc of the Future HPC Systems: The Challenges of PowerConstrained Performance, vol.1, pp.1-1, 2012.

A. Bartolini, M. Cacciari, C. Cavazzoni, G. Tecchiolli, and L. Benini, Unveiling Eurora -Thermal and Power Characterization of the Most Energy-efficient Supercomputer in the World, Proc Conf. on Design, Automation & Test in Europe, vol.277, pp.1-277, 2014.

, European project): European scalable and power efficient HPC platform based on lowpower embedded technology, 2011.

, European project), European scalable and power efficient HPC platform based on low-power embedded technology, Mont-Blanc, vol.2, 2013.

J. Hanzelka, M. B?loch, J. K?enek, J. Martinovi?, and K. Slaninová, Betweenness propagation, IFIP International Conference on Computer Information Systems and Industrial Management, pp.279-287, 2018.

V. Svato?, M. Podhoranyi, R. Vav?ík, P. Vete?ka, D. Szturcová et al., Floreon+: A web-based platform for flood prediction, hydrologic modelling and dynamic data analysis, Dynamics in GIscience, pp.409-422, 2018.

M. Golasowski, J. Bispo, J. Martinovi?, K. Slaninová, and J. M. Cardoso, Expressing and applying c++ code transformations for the hdf5 api through a dsl, IFIP Int'l Conf on Computer Information Systems and Industrial Management, pp.303-314, 2017.
URL : https://hal.archives-ouvertes.fr/hal-01656228

M. Golasowski, R. Tomis, J. Martinovi?, K. Slaninová, and L. Rapant, Performance evaluation of probabilistic time-dependent travel time computation, IFIP Int'l Conf on Computer Information Systems and Industrial Management, pp.377-388, 2016.
URL : https://hal.archives-ouvertes.fr/hal-01637471

V. Pto?ek, J. ?ev?ík, J. Martinovi?, K. Slaninová, L. Rapant et al., Real time traffic simulator for self-adaptive navigation system validation, Proceedings of EMSS-HMS: Modeling & Simulation in Logistics, 2018.