, A 65 nm CMOS Synthesizable Digital Low-Dropout Regulator Based on Voltage-to-Time Conversion with 99.6% Current Efficiency at 10-mA Load

N. Ojima and T. Nakura, Tetsuya Iizuka, and Kunihiro Asada An Instruction Set Architecture for Secure, Low-Power, Dynamic IoT Communication

S. Muzaffar and I. , Elfadel The Connection Layout in a Lattice of Four-Terminal Switches, p.32

A. Bernasconi, A. Boffa, F. Luccio, and L. Pagli, Building High-Performance, Easy-to-Use Polymorphic Parallel Memories with HLS

L. Stornaiuolo, M. Rabozzi, M. D. Santambrogio, D. Sciuto, C. B. Ciobanu et al., Varbanescu Rectification of Arithmetic Circuits with Craig Interpolants in Finite Fields, p.79

U. Gupta, I. Ilioaea, V. Rao, A. Srinath, P. Kalla et al., 107 Valentino Peluso and Andrea Calimera ReRAM Based In-Memory Computation of Single Bit Error Correcting BCH Code, Yaswanth Tavva, Debjyoti Bhattacharjee, and Anupam Chattopadhyay Optimizing Performance and Energy Overheads Due to Fanout in In-Memory Computing Systems

R. Md-adnan-zaman, S. Joshi, and ;. .. Katkoori, 167 Francesco Barchi, Gianvito Urgese, Enrico Macii, and Andrea Acquaviva Improved Test Solutions for COTS-Based Systems in Space Applications, p.187

R. Cantoro, S. Carbonara, A. Florida, and E. Sanchez, Matteo Sonza Reorda