Skip to Main content Skip to Navigation
Conference papers

Compressed cache layout aware prefetching

Niloofar Charmchi 1 Caroline Collange 1 André Seznec 1
1 PACAP - Pushing Architecture and Compilation for Application Performance
Inria Rennes – Bretagne Atlantique , IRISA-D3 - ARCHITECTURE
Keywords : hardware prefetching compaction cache compression
Document type :
Conference papers
Complete list of metadatas

Cited literature [15 references]  Display  Hide  Download
https://hal.inria.fr/hal-02316773
Contributor : Caroline Collange <>
Submitted on : Tuesday, October 15, 2019 - 3:32:37 PM
Last modification on : Wednesday, June 24, 2020 - 4:19:49 PM
Document(s) archivé(s) le : Friday, January 17, 2020 - 10:01:26 AM

File

Vignette du document
Charmchi_CLAP_SBAC19.pdf
Files produced by the author(s)

Identifiers

  • HAL Id : hal-02316773, version 1

Collections

UNIV-RENNES1 | CNRS | CENTRALESUPELEC | INRIA | UNIV-RENNES | IRISA | UR1-UFR-ISTIC

Citation

Niloofar Charmchi, Caroline Collange, André Seznec. Compressed cache layout aware prefetching. SBAC-PAD 2019 - International Symposium on Computer Architecture and High Performance Computing, Oct 2019, Campo Grande, MS, Brazil. pp.1-4. ⟨hal-02316773⟩

Export

BibTeX TEI DC DCterms EndNote

Share

Metrics

Record views

81

Files downloads

284

 

Contact                    Legal Notice                    Personal Data