Skip to Main content Skip to Navigation
New interface
Conference papers

Lifetime Enhancement of Non-Volatile Caches by Exploiting Dynamic Associativity Management Techniques

Abstract : By showcasing the attractive features like high density and low static power, the emerging Non-Volatile Memories (NVMs) have recently being accepted act as a prominent choice in the memory hierarchy, including caches. However, the limited write endurance with the write variation introduced by the applications and the existing cache management policies leads to an early breakdown of NVM cells, thus reducing the effective lifetime.This chapter presents efficient techniques to improve the lifetime by mitigating inter-set write variation. Our first technique: FSSRP partitions the cache into groups of sets called fellow groups. Each set has two logical parts: Normal and Reserve. Sets within the fellow group can use the reserve part of its fellow sets to distribute the uneven writes. The second technique: FSDRP, based on FSSRP, partitions the cache vertically into equal-sized windows and use a different window one at a time as a reserve part during the execution to disperse the writes uniformly. Experimental results using full system simulation show a significant reduction in inter-set write variation over the baseline and existing technique.
Document type :
Conference papers
Complete list of metadata

Cited literature [23 references]  Display  Hide  Download
Contributor : Hal Ifip Connect in order to contact the contributor
Submitted on : Friday, October 18, 2019 - 11:41:47 AM
Last modification on : Friday, October 18, 2019 - 1:08:50 PM
Long-term archiving on: : Sunday, January 19, 2020 - 2:16:22 PM


Files produced by the author(s)


Distributed under a Creative Commons Attribution 4.0 International License



Sukarn Agarwal, Hemangee K. Kapoor. Lifetime Enhancement of Non-Volatile Caches by Exploiting Dynamic Associativity Management Techniques. 25th IFIP/IEEE International Conference on Very Large Scale Integration - System on a Chip (VLSI-SoC), Oct 2017, Abu Dhabi, United Arab Emirates. pp.46-71, ⟨10.1007/978-3-030-15663-3_3⟩. ⟨hal-02319781⟩



Record views


Files downloads