J. Byun, D. Seong-hoon-kim, and . Kim, Lilliput: Ontology-Based Platform for IoT Social Networks, IEEE International Conference on Services Computing, pp.139-146, 2014.

S. Dayu, X. Huaiyu, S. Ruidan, and Y. Zhiqiang, A GEO-Related IoT Applications Platform Based on Google Map, 7th IEEE International Conference on e-Business Engineering (ICEBE), pp.380-384, 2010.

C. A. Dos-reis-filho, E. P. Silva, E. Azevedo, J. A. Seminario, and L. Dibb, Monolithic data circuit-terminating unit (DCU) for a one-wire vehicle network, Proceedings of the 24th European Solid-State Circuits Conference (ESSCIRC '98), pp.228-231, 1998.

M. Jenq, C. Hsu, and . Chen, A Sensor Information Gateway Based on Thing Interaction in IoT-IMS Communication Platform, Tenth International Conference on Intelligent Information Hiding and Multimedia Signal Processing (IIH-MSP), pp.835-838, 2014.

M. Onewireviewer, User's Guide, Version 1.4. AN3358, 2009.

, Power management of pulsedindex communication protocols, 33rd IEEE International Conference on Computer Design (ICCD), pp.375-378, 2015.

, Timing and robustness analysis of Pulsed-Index protocols for single-channel IoT communications, 23rd IFIP/IEEE International Conference on Very Large Scale Integration, pp.225-230, 2015.

S. Muzaffar, ). M. Ibrahim-(abe, and . Elfadel, A versatile hardware platform for the development and characterization of IoT sensor networks, 59th IEEE International Midwest Symposium on Circuits and Systems (MWSCAS'16), pp.1-4, 2016.

, Automatic protocol configuration in single-channel low-power dynamic signaling for IoT devices, 24th IFIP/IEEE International Conference on Very Large Scale Integration, pp.1-6, 2016.

S. Muzaffar, A. Shabra, and J. Yoo, and Ibrahim (Abe) M. Elfadel. A pulsed-index technique for single-channel, low-power, dynamic signaling. Design, Automation and Test In Europe (DATE'15), pp.1485-1490, 2015.

S. Muzaffar, ). M. Ibrahim-(abe, and . Elfadel, A pulsed decimal technique for single-channel, dynamic signaling for IoT applications, 25th IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC), pp.1-6, 2017.

M. Loh and A. Emami-neyestanak, All-digital CDR for high-density, high-speed I/O, 12th IEEE Symposium on VLSI Circuits (VLSIC'10), pp.147-148, 2010.

L. Soh and W. Wong, A 2.512.5Gbps interpolator-based clock and data recovery circuit for FPGA, 4th Asia Symposium on Quality Electronic Design (ASQED), pp.373-379, 2012.
URL : https://hal.archives-ouvertes.fr/in2p3-00541382

M. Loh and A. Emami-neyestanak, A 3x9 Gb/s Shared, All-Digital CDR for High-Speed, High-Density I/O, IEEE Journal of Solid-State Circuits(JSSC), vol.47, issue.3, pp.641-651, 2012.

Q. Du, J. Zhuang, and T. Kwasniewski, A 2.5 Gb/s, Low Power Clock and Data Recovery Circuit, 20th Canadian Conference on Electrical and Computer Engineering (CCECE), pp.526-529, 2007.
URL : https://hal.archives-ouvertes.fr/tel-00418219

Y. Urano, W. Yun, T. Kuroda, and H. Ishikuro, A 1.26mW/Gbps 8 locking cycles versatile all-digital CDR with TDC combined DLL, 45th IEEE International Symposium on Circuits and Systems (ISCAS'13), pp.1576-1579, 2013.