Skip to Main content Skip to Navigation
Conference papers

Evaluating the Impact of Resistive Defects on FinFET-Based SRAMs

Abstract : The development of FinFET technology has made possible the continuous scaling-down of CMOS technological nodes. In parallel, the increasing need to store more information has resulted in the fact that Static Random Access Memories (SRAMs) occupy great part of Systems-on-Chip (SoCs). The manufacturing process variation has introduced several types of defects that directly affect the SRAM’s reliability, causing different faults. Thus, it remains unknown if the fault models used in CMOS memory circuits are sufficiently accurate to represent the faulty behavior of FinFET-based memories. In this context, a study of manufacturing’s functional implications regarding resistive defects in FinFET-based SRAMs is presented. In more detail, a complete analysis of static and dynamic fault behavior for FinFET-based SRAMs is described. The proposed analysis has been performed through SPICE simulations, adopting a compact Predictive Technology Model (PTM) of FinFET transistors, considering different technological nodes. Faults have been categorized as single or coupling, static or dynamic.
Document type :
Conference papers
Complete list of metadata

Cited literature [42 references]  Display  Hide  Download

https://hal.inria.fr/hal-02319796
Contributor : Hal Ifip <>
Submitted on : Friday, October 18, 2019 - 11:42:27 AM
Last modification on : Friday, October 18, 2019 - 1:08:47 PM
Long-term archiving on: : Sunday, January 19, 2020 - 1:55:30 PM

File

 Restricted access
To satisfy the distribution rights of the publisher, the document is embargoed until : 2022-01-01

Please log in to resquest access to the document

Licence


Distributed under a Creative Commons Attribution 4.0 International License

Identifiers

Citation

Thiago Copetti, Guilherme Medeiros, Letícia Poehls, Tiago Balen. Evaluating the Impact of Resistive Defects on FinFET-Based SRAMs. 25th IFIP/IEEE International Conference on Very Large Scale Integration - System on a Chip (VLSI-SoC), Oct 2017, Abu Dhabi, United Arab Emirates. pp.22-45, ⟨10.1007/978-3-030-15663-3_2⟩. ⟨hal-02319796⟩

Share

Metrics

Record views

74