E. Ibe, H. Taniguchi, Y. Yahagi, K. Shimbo, and T. Toba, Impact of scaling on neutron-induced soft error in srams from a 250 nm to a 22 nm design rule, IEEE Transactions on Electron Devices, vol.57, issue.7, pp.1527-1538, 2010.

A. Krasniewski, Concurrent error detection in sequential circuits implemented using fpgas with embedded memory blocks, Proceedings. 10th IEEE International On-Line Testing Symposium, pp.67-72, 2004.

G. .. Asadi and M. B. Tahoori, Soft error mitigation for sram-based fpgas, 23rd IEEE VLSI Test Symposium (VTS'05, pp.207-212, 2005.

P. Reviriego, C. Argyrides, and J. A. Maestro, 2012) 1528 -1530 Special Section Thermal, mechanical and multi-physics simulation and experiments in micro-electronics and micro-systems, Microelectronics Reliability, vol.52, issue.7, 2011.

B. Chen, X. Zhang, and Z. Wang, Error correction for multi-level nand flash memory using reed-solomon codes, IEEE Workshop on Signal Processing Systems, pp.94-99, 2008.

S. P. Park, D. Lee, and K. Roy, Soft-error-resilient fpgas using built-in 2-d hamming product code, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.20, issue.2, pp.248-256, 2012.

G. Neuberger, F. De-lima, L. Carro, and R. Reis, A multiple bit upset tolerant sram memory, ACM Trans. Des. Autom. Electron. Syst, vol.8, issue.4, pp.577-590, 2003.

M. Poolakkaparambil, J. Mathew, A. M. Jabir, and S. P. Mohanty, Low complexity cross parity codes for multiple and random bit error correction, Thirteenth International Symposium on Quality Electronic Design (ISQED), pp.57-62, 2012.

A. N. Jacobvitz, R. Calderbank, and D. J. Sorin, Writing cosets of a convolutional code to increase the lifetime of flash memory, 2012 50th Annual Allerton Conference on Communication, Control, and Computing (Allerton), pp.308-318, 2012.

B. Chen, F. Cai, J. Zhou, W. Ma, P. Sheridan et al., Efficient in-memory computing architecture based on crossbar arrays, 2015 IEEE International Electron Devices Meeting (IEDM), 2015.

Y. Chen and C. Petti, Reram technology evolution for storage class memory application, pp.432-435, 2016.

S. Yu and P. Chen, Emerging memory technologies: Recent trends and prospects, IEEE Solid-State Circuits Magazine, vol.8, issue.2, pp.43-56, 2016.

L. Zhu, J. Zhou, Z. Guo, and Z. Sun, An overview of materials issues in resistive random access memory, Journal of Materiomics, vol.1, issue.4, pp.285-295, 2015.

A. Siemon, S. Menzel, R. Waser, and E. Linn, A complementary resistive switchbased crossbar array adder, IEEE Journal on Emerging and Selected Topics in Circuits and Systems, vol.5, issue.1, pp.64-74, 2015.

M. P. Sah, H. Kim, and L. O. Chua, Brains are made of memristors, IEEE Circuits and Systems Magazine, vol.14, issue.1, pp.12-36, 2014.

P. Gaillardon, L. Amar, A. Siemon, E. Linn, R. Waser et al., The programmable logic-in-memory (PLiM) computer, p.2016

. Design, Automation Test in Europe Conference Exhibition (DATE), pp.427-432, 2016.

L. Song, X. Qian, H. Li, and Y. Chen, Pipelayer: A pipelined reram-based accelerator for deep learning, 2017 IEEE International Symposium on High Performance Computer Architecture (HPCA), pp.541-552, 2017.

Z. Wang, M. G. Karpovsky, and K. J. Kulikowski, Replacing linear hamming codes by robust nonlinear codes results in a reliability improvement of memories, 2009 IEEE/IFIP International Conference on Dependable Systems Networks, pp.514-523, 2009.

D. Bhattacharjee, V. Pudi, and A. Chattopadhyay, SHA-3 implementation using ReRAM based in-memory computing architecture, 2017 18th International Symposium on Quality Electronic Design (ISQED), pp.325-330, 2017.

D. Bhattacharjee and A. Chattopadhyay, In-memory data compression using ReRAMs, Emerging Technology and Architecture for Big-data Analytics, pp.275-291, 2017.

M. E. Haroussi, I. Chana, and M. Belkasmi, Vhdl design and fpga implementation of a fully parallel bch siso decoder, 2010 5th International Symposium On I/V Communications and Mobile Network, pp.1-4, 2010.

M. A. Khan, S. Afzal, and R. Manzoor, Hardware implementation of shortened (48,38) reed solomon forward error correcting code, 7th International Multi Topic Conference, vol.INMIC, pp.90-95, 2003.

J. Xie, P. K. Meher, and Z. Mao, High-throughput finite field multipliers using redundant basis for fpga and asic implementations, IEEE Transactions on Circuits and Systems I: Regular Papers, vol.62, issue.1, pp.110-119, 2015.

S. Mandal, Y. Tavva, and D. B. Chattopadhyay, 2019 IFIP/IEEE International Conference on Very Large Scale Integration, pp.1-6, 2019.

J. M. Couveignes and B. Edixhoven, Computational aspects of modular forms and Galois representations, 2011.
URL : https://hal.archives-ouvertes.fr/hal-00630395

M. K. Kyuregyan, Recurrent methods for constructing irreducible polynomials over fq of odd characteristics. Finite Fields and Their Applications, vol.9, pp.39-58, 2003.

L. L. Joiner and J. J. Komo, Decoding binary bch codes, Proceedings IEEE Southeastcon '95. Visualize the Future, pp.67-73, 1995.

D. Bhattacharjee, R. Devadoss, and A. Chattopadhyay, ReVAMP: ReRAM based VLIW architecture for in-memory computing, Design, Automation Test in Europe Conference Exhibition (DATE, pp.782-787, 2017.

A. Siemon, S. Menzel, A. Marchewka, Y. Nishi, R. Waser et al., Simulation of taox-based complementary resistive switches by a physics-based memristive model, 2014 IEEE International Symposium on Circuits and Systems (ISCAS), pp.1420-1423, 2014.

E. Linn, R. Rosezin, S. Tappertzhofen, U. Bttger, and R. Waser, Beyond von neumannlogic operations in passive crossbar arrays alongside memory operations, Nanotechnology, vol.23, issue.30, p.305205, 2012.

D. Bhattacharjee, F. Merchant, and A. Chattopadhyay, Enabling in-memory computation of binary BLAS using ReRAM crossbar arrays, 2016 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC). (Sep. 2016) 1-6 32. : Emerging research devices (ERD) report. In: International Technology Roadmap for Semiconductors (ITRS), 2013.