Implementation of finfet based stt-mram bitcell, 2014 IEEE International Conference on Advanced Communications. Control and Computing Technologies, pp.435-439, 2014. ,
, ITRS International Technology Roadmap for Semiconductor
On modeling faults in FinFET logic circuits, IEEE International Test Conference, pp.1-9, 2012. ,
Fault modeling and test algorithm creation strategy for FinFET-based memories, IEEE 32nd VLSI Test Symposium (VTS), pp.1-6, 2014. ,
Behavior and test of opengate defects in FinFET based cells, 21th IEEE European Test Symposium (ETS), pp.1-6, 2016. ,
URL : https://hal.archives-ouvertes.fr/lirmm-01923016
Modeling of dielectric breakdowninduced time-dependent STT-MRAM performance degradation, Proc. DRC, pp.125-126, 2011. ,
Design of defect and fault-tolerant nonvolatile spintronic flip-flops, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, pp.1421-1432, 2017. ,
A Model Study of Defects and Faults in Embedded Spin Transfer Torque (STT) MRAM Arrays, 2015 IEEE 24th Asian Test Symposium (ATS), pp.187-192, 2015. ,
Analysis of defects and variations in embedded spin transfer torque (stt) mram arrays, IEEE Journal on Emerging and Selected Topics in Circuits and Systems, vol.6, issue.3, pp.319-329, 2016. ,
Spin-transfer torque switching in magnetic tunnel junctions and spintransfer torque random access memory, Journal of Physics: Condensed Matter, vol.19, issue.16, p.165209, 2007. ,
Challenges and Solutions in Emerging Memory Testing, IEEE Transactions on Emerging Topics in Computing, 2017. ,
URL : https://hal.archives-ouvertes.fr/hal-01528655
, 2018 IEEE International Test Conference (ITC), pp.1-10, 2018.
, Read disturb fault detection in STT-MRAM, pp.1-7, 2014.
Robust Detection of Bridge Defects in STT-MRAM Cells Under Process Variations, 2018 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC), pp.65-70, 2018. ,
URL : https://hal.archives-ouvertes.fr/hal-02321772
Effectiveness of a hardware-based approach to detect resistiveopen defects in sram cells under process variations. Microelectronics Reliability, vol.67, pp.150-158, 2016. ,
A novel nonvolatile memory with spin torque transfer magnetization switching: spin-ram, IEEE International Electron Devices Meeting, 2005. IEDM Technical Digest, pp.459-462, 2005. ,
, ST-MRAM fundamentals, challenges, and applications, In: Proceedings of the IEEE 2013 Custom Integrated Circuits Conference, pp.1-8, 2013.
Spin-transfer torque memories: Devices, circuits, and systems, Proceedings of the IEEE, pp.1449-1488, 2016. ,
Giant magnetoresistance of (001) Fe/(001) Cr magnetic superlattices, Physical review letters pp, p.2472, 1988. ,
Giant room-temperature magnetoresistance in single-crystal Fe/MgO/Fe magnetic tunnel junctions, Nature materials, vol.3, issue.12, p.868, 2004. ,
Bit-cell level optimization for non-volatile memories using magnetic tunnel junctions and spin-transfer torque switching, IEEE Transactions on Nanotechnology, vol.11, issue.1, pp.172-181, 2012. ,
A novel nonvolatile memory with spin torque transfer magnetization switching: spin-ram, IEEE International Electron Devices Meeting, pp.459-462, 2005. ,
Spice models for magnetic tunnel junctions based on monodomain approximation, 2013. ,
Asymmetry of mtj switching and its implication to stt-ram designs, 2012 Design, Automation Test in Europe Conference Exhibition (DATE), pp.1313-1318, 2012. ,
, STT-RAM Cell Optimization Considering MTJ and CMOS Variations, pp.2962-2965, 2011.
Enhancing the Reliability of STT-RAM through Circuit and System Level Techniques, IEEE Workshop on Signal Processing Systems, pp.125-130, 2012. ,
Impact of Process-variations in STTRAM and Adaptive Boosting for Robustness, Proceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition, pp.1431-1436, 2015. ,
, Predictive technology models
Detectability challenges of bridge defects in finfet based logic cells, Journal of Electronic Testing, vol.34, issue.2, pp.123-134, 2018. ,