Skip to Main content Skip to Navigation
Conference papers

An Instruction Set Architecture for Secure, Low-Power, Dynamic IoT Communication

Abstract : This chapter presents an instruction set architecture (ISA) dedicated to the rapid and efficient implementation of single-channel IoT communication interfaces. The architecture is meant to provide a programming interface for the implementation of signaling protocols based on the recently introduced pulsed-index schemes. In addition to the traditional aspects of ISA design such as addressing modes, instruction types, instruction formats, registers, interrupts, and external I/O, the ISA includes special-purpose instructions that facilitate bit stream encoding and decoding based on the pulsed-index techniques. Verilog HDL is used to synthesize a fully functional processor based on this ISA and provide both an FPGA implementation and a synthesised ASIC design in GLOBALFOUNDRIES 65 nm. The ASIC design confirms the low-power features of this ISA with consumed power around 31 $µ$ W and energy efficiency of less than 10 pJ/bit. Finally, this chapter shows how the basic ISA can be extended to include cryptographic features in support of secure IoT communication.
Document type :
Conference papers
Complete list of metadata

Cited literature [11 references]  Display  Hide  Download

https://hal.inria.fr/hal-02321776
Contributor : Hal Ifip <>
Submitted on : Monday, October 21, 2019 - 2:55:47 PM
Last modification on : Monday, October 21, 2019 - 4:14:14 PM
Long-term archiving on: : Wednesday, January 22, 2020 - 4:55:27 PM

File

 Restricted access
To satisfy the distribution rights of the publisher, the document is embargoed until : 2022-01-01

Please log in to resquest access to the document

Licence


Distributed under a Creative Commons Attribution 4.0 International License

Identifiers

Citation

Shahzad Muzaffar, Ibrahim Elfadel. An Instruction Set Architecture for Secure, Low-Power, Dynamic IoT Communication. 26th IFIP/IEEE International Conference on Very Large Scale Integration - System on a Chip (VLSI-SoC), Oct 2018, Verona, Italy. pp.14-31, ⟨10.1007/978-3-030-23425-6_2⟩. ⟨hal-02321776⟩

Share

Metrics

Record views

98