S. Rokicki, J. Paturel, D. Pala, E. Mascarenhas, V. Egloff et al., Comet: A pipelined RISC-V Processor generated with HLS

N. Moreano, E. Borin, G. Cid-de-souza, and . Araujo, Efficient datapath merging for partially reconfigurable architectures, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.24, pp.969-980, 2005.

, PicoRV32: A Size-Optimized RISC-V CPU

K. Asanovi?, R. Avizienis, J. Bachrach, S. Beamer, D. Biancolin et al., The Rocket Chip Generator