, Effective Current Source Model (ECSM) Timing and Power Specification, Cadence Design Systems, 2015.
, CCS Timing Library Characterization Guidelines, Synopsis Inc., October 2016
Logical modelling of delay degradation effect in static CMOS gates, IEE Proceedings -Circuits, Devices, and Systems, vol.147, pp.107-117, 2000. ,
Logic-Timing Simulation and the Degradation Delay Model. Imperial College, 2005. ,
,
Unfaithful glitch propagation in existing binary circuit models, IEEE Transactions on Computers, vol.65, issue.3, pp.964-978, 2016. ,
Unfaithful glitch propagation in existing binary circuit models, Proceedings 19th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC'13), pp.191-199, 2013. ,
Towards binary circuit models that faithfully capture physical solvability, Proceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition, ser. DATE '15, pp.1455-1460, 2015. ,
An Event Spacing Experiment, Proceedings of the 8th International Symposium on Asynchronous Circuits and Systems (ASYNC), pp.47-56, 2002. ,
Delay degradation effect in submicronic CMOS inverters, Proc. FODO'93, pp.215-224, 1997. ,
Degradation delay model extension to CMOS gates, Integrated Circuit Design, ser, pp.149-158, 1918. ,
Characterization of normal propagation delay for delay degradation model (DDM), Integrated Circuit Design, ser. LNCS 2451, pp.477-486, 2002. ,
, Physics of Semiconductor Devices, 2007.
Open cell library in 15nm freepdk technology, Proceedings of the 2015 Symposium on International Symposium on Physical Design, ser. ISPD '15, pp.171-178, 2015. ,
Modeling the cmos inverter using hybrid systems, 2017. ,