A survey of power estimation techniques in VLSI circuits, IEEE Transactions on, vol.2, issue.4, pp.446-455, 1994. ,
Analysis of glitch power dissipation in CMOS ICs, Proceedings of the 1995 international symposium on Low power design, ser. ISLPED '95, pp.123-128, 1995. ,
SPICE (Simulation Program with Integrated Circuit Emphasis), EECS Department, 1973. ,
, CCS Timing Library Characterization Guidelines, Synopsis Inc., October 2016
, Effective Current Source Model (ECSM) Timing and Power Specification, Cadence Design Systems, 2015.
Asynchronous sequential switching circuits with unrestricted input changes, IEEE Transaction on Computers, vol.20, issue.12, pp.1437-1444, 1971. ,
Logical modelling of delay degradation effect in static CMOS gates, IEE Proceedings -Circuits, Devices, and Systems, vol.147, pp.107-117, 2000. ,
Logic-Timing Simulation and the Degradation Delay Model, 2006. ,
Unfaithful glitch propagation in existing binary circuit models, IEEE Transactions on Computers, vol.65, issue.3, pp.964-978, 2016. ,
Towards binary circuit models that faithfully capture physical solvability, Proceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition, ser. DATE'15, pp.1455-1460, 2015. ,
Experimental validation of a faithful binary circuit model, Proceedings of the 25th Edition on Great Lakes Symposium on VLSI, ser. GLSVLSI'15, pp.355-360, 2015. ,
URL : https://hal.archives-ouvertes.fr/hal-01231509
Physical synthesis with encounter (cadence), p.16, 2015. ,
The possible effects of the aggregation of the molecules of haemoglobin on its dissociation curves, Journal of Physiology (London), vol.40, pp.4-7, 1910. ,
Involution tool ,
Open cell library in 15nm freepdk technology, Proceedings of the 2015 Symposium on International Symposium on Physical Design, ser. ISPD '15, pp.171-178, 2015. ,