CCS timing library characterization guidelines, 2016. ,
, Effective current source model (ECSM) timing and power specification, 2015.
, CCS timing, 2006.
SPICE (Simulation Program with Integrated Circuit Emphasis), EECS Department, 1973. ,
Asynchronous sequential switching circuits with unrestricted input changes, IEEE Transaction on Computers, vol.20, issue.12, pp.1437-1444, 1971. ,
Logical modelling of delay degradation effect in static CMOS gates, IEE Proceedings -Circuits, Devices, and Systems, vol.147, pp.107-117, 2000. ,
Logic-Timing Simulation and the Degradation Delay Model, 2006. ,
A survey of power estimation techniques in VLSI circuits, IEEE Transactions on, vol.2, issue.4, pp.446-455, 1994. ,
Analysis of glitch power dissipation in CMOS ICs, Proceedings of the 1995 International Symposium on Low Power Desig n, ser. ISLPED '95, pp.123-128, 1995. ,
Unfaithful glitch propagation in existing binary circuit models, IEEE Transactions on Computers, vol.65, issue.3, pp.964-978, 2016. ,
The effect of asynchronous inputs on sequential network reliability, IEEE Transactions on Computers, vol.26, issue.11, pp.1082-1090, 1977. ,
Qmodules: Internally clocked delay-insensitive modules, IEEE Transactions on Computers, vol.37, issue.9, pp.1005-1018, 1988. ,
Experimental validation of a faithful binary circuit model, Proceedings of the 25th Edition on Great Lakes Symposium on VLSI, ser. GLSVLSI '15, pp.355-360, 2015. ,
URL : https://hal.archives-ouvertes.fr/hal-01231509
Timing models for MOS circuits, 1984. ,
Signal delay in general RC networks, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.3, issue.4, pp.331-349, 1984. ,
Asymptotic waveform evaluation for timing analysis, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.9, issue.4, pp.352-366, 1990. ,
Generic linear RC delay modeling for digital CMOS circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.9, issue.4, pp.367-376, 1990. ,
On the delay-sensitivity of gate networks, IEEE Transactions on Computers, vol.41, issue.11, pp.1349-1360, 1992. ,
Degradation delay model extension to CMOS gates, Integrated Circuit Design, ser, pp.149-158, 1918. ,
Characterization of normal propagation delay for delay degradation model (DDM), Integrated Circuit Design, ser. LNCS 2451, pp.477-486, 2002. ,
Pulse shape measurements by on-chip sense amplifiers of single event transients propagating through a 90 nm bulk CMOS inverter chain, IEEE Transactions on Nuclear Science, vol.59, issue.6, pp.2778-2784, 2012. ,