, Pos * ), vol.0, p.40000044

, Pos * ), vol.0, p.40000054

. Main, . Tg, . Tra, . Mon, . Spl et al., 11 p uwb , dp imu, p.p fm

S. A. Edwards and E. A. Lee, The Case for the Precision Timed (PRET) Machine, Design Automation Conference (DAC), pp.264-265, 2007.

P. Axer, R. Ernst, H. Falk, A. Girault, D. Grund et al., Building timing predictable embedded systems, ACM Transactions on Embedded Computing Systems, vol.13, issue.4, p.82, 2014.
URL : https://hal.archives-ouvertes.fr/hal-01095461

R. Wilhelm, J. Engblom, A. Ermedahl, N. Holsti, S. Thesing et al., The Worst-Case Execution-Time Problem -Overview of Methods and Survey of Tools, ACM Transactions on Embedded Computing Systems (TECS), vol.7, issue.3, p.36, 2008.

P. S. Roop, Predictable Reactive Processors for Next Generation Computing: A Proposal, School of Engineering Report, vol.662, 2008.

M. Zimmer, D. Broman, C. Shaver, and E. A. Lee, FlexPRET: A Processor Platform for Mixed-Criticality Systems, Real-Time and Embedded Technology and Applications Symposium (RTAS), pp.101-110, 2014.

S. Andalam, P. Roop, and A. Girault, Predictable Multithreading of Embedded Applications Using PRET-C, International Conference on Formal Methods and Models for Codesign, 2010.
URL : https://hal.archives-ouvertes.fr/hal-00786378

S. Andalam, P. S. Roop, A. Girault, and C. Traulsen, A Predictable Framework for Safety-Critical Embedded Systems, IEEE Transactions on Computers, vol.63, issue.7, pp.1600-1612, 2014.
URL : https://hal.archives-ouvertes.fr/hal-01095468

E. Yip, P. S. Roop, M. Biglari-abhari, and A. Girault, Programming and Timing Analysis of Parallel Programs on Multicores, International Conference on Application of Concurrency to System Design (ACSD)
URL : https://hal.archives-ouvertes.fr/hal-00842402

, IEEE, pp.160-169, 2013.

E. Yip, A. Girault, P. Roop, and M. Biglari-abhari, The ForeC synchronous deterministic parallel programming language for multicores, International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSoC), 2016.
URL : https://hal.archives-ouvertes.fr/hal-01412102

E. Yip, P. Roop, A. Girault, and M. Biglari-abhari, Synchronous deterministic parallel programming for multicores with ForeC, Inria, 2016.
URL : https://hal.archives-ouvertes.fr/hal-01351552

G. Berry and G. Gonthier, The Esterel synchronous programming language: Design, semantics, implementation, Science of Computer Programming, vol.19, issue.2, pp.87-152, 1992.
URL : https://hal.archives-ouvertes.fr/inria-00075711

F. Boussinot and R. De-simone, The Esterel language, Proceedings of the IEEE, vol.79, issue.9, pp.1293-1304, 1991.
URL : https://hal.archives-ouvertes.fr/inria-00075075

M. Alras, P. Caspi, A. Girault, and P. Raymond, Model-based design of embeded control systems by means of a synchronous intermediate model, International Conference on Embedded Systems and Software (ICESS), pp.3-10, 2009.
URL : https://hal.archives-ouvertes.fr/hal-00753526

J. Forget, F. Boniol, D. Lesens, and C. Pagetti, A multi-periodic synchronous data-flow language, High Assurance Systems Engineering Symposium (HASE), 2008.
URL : https://hal.archives-ouvertes.fr/hal-00802695

G. Berry and E. Sentovich, Multiclock Esterel, IFIP Conference on Correct Hardware Design and Verification Methods, CHARME'01, ser, vol.2144, pp.110-125, 2001.

. The-mathworks and . Inc, Real-Time Workshop User's Guide, v3, 1999.

T. Henzinger, B. Horowitz, and C. Kirsch, Giotto: A time-triggered language for embedded programming, International Workshop on Embedded Software (EMSOFT), ser. LNCS, vol.2211, 2001.

A. Girault, X. Nicollin, and M. Pouzet, Automatic rate desynchronization of embedded reactive programs, ACM Transactions on Embedded Computing Systems, vol.5, issue.3, pp.687-717, 2006.

P. Caspi, N. Scaife, C. Sofronis, and S. Tripakis, Semantics-preserving multitask implementation of synchronous programs, ACM Transactions on Embedded Computing Systems, vol.7, issue.2, 2008.

. Xilinx, MicroBlaze Processor Reference Guide, 2012.

I. Liu, J. Reineke, D. Broman, M. Zimmer, and E. A. Lee, A PRET Microarchitecture Implementation with Repeatable Timing and Competitive Performance, International Conference on Computer Design (ICCD), pp.87-93, 2012.

N. Hili, A. Girault, and E. Jenn, Worst-Case Reaction Time Optimization on Deterministic Multi-Core Architectures with Synchronous Languages, International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA), 2019.
URL : https://hal.archives-ouvertes.fr/hal-02400009