Formal Specification Level: Towards verification-driven design based on natural language processing, Proc. of FDL, pp.53-58, 2012. ,
, UML Profile for MARTE: Modeling and Analysis of Real-Time Embedded Systems, 2011.
Specification and verification of time requirements with CCSL and Esterel, Proc. of LCTES, pp.167-176, 2009. ,
A generic representation of CCSL time constraints for UML/MARTE models, Proc. of DAC, vol.122, pp.1-122, 2015. ,
Periodic scheduling for MARTE/CCSL: Theory and practice, Science of Computer Programming, vol.154, pp.42-60, 2018. ,
URL : https://hal.archives-ouvertes.fr/hal-01670450
Schedulability analysis support for automotive systems: from requirement to implementation, Proc. of SAC, pp.1080-1085, 2014. ,
Generating SystemC Implementations for Clock Constraints Specified in UML/MARTE CCSL, Proc. of ICECCS, pp.116-125, 2014. ,
Clocks vs. instants relations: Verifying CCSL time constraints in UML/MARTE models, Proc. of MEMOCODE, pp.78-84, 2016. ,
, Correctness issues on MARTE/CCSL constraints. Science of Computer Programming, vol.106, pp.78-92, 2015.
Towards SMT-based LTL model checking of clock constraint specification language for real-time and embedded systems, Proc. of LCTES, pp.61-70, 2017. ,
Maximal specification synthesis, Proc. of POPL, pp.789-801, 2016. ,
Oracle-guided component-based program synthesis, Proc. of ICSE, pp.215-224, 2010. ,
Program sketching, International Journal on Software Tools for Technology Transfer (STTT), vol.15, issue.5-6, pp.475-495, 2013. ,
Synthesizing framework models for symbolic execution, Proc. of ICSE, pp.156-167, 2016. ,
TimeSquare: Treat Your Models with Logical Time, Proc. of TOOLS, pp.34-41, 2012. ,
URL : https://hal.archives-ouvertes.fr/hal-00688590