F. Mallet, Clock constraint specification language: specifying clock constraints with UML/MARTE, ISSE, vol.4, issue.3, pp.309-314, 2008.

, UML profile for MARTE: Modeling and analysis of real-time embedded systems, OMG, Tech. Rep, 2011.

C. André, Syntax and Semantics of the Clock Constraint Specification Language (CCSL), 2009.

L. Lamport, Time, clocks, and the ordering of events in a distributed system, Commun. ACM, vol.21, issue.7, pp.558-565, 1978.

G. Berry and G. Gonthier, The Esterel synchronous programming language: design, semantics, implementation, Sci. Comput. Program, vol.19, issue.2, pp.87-152, 1992.
URL : https://hal.archives-ouvertes.fr/inria-00075711

J. Peters, R. Wille, N. Przigoda, U. Khne, and R. Drechsler, A generic representation of ccsl time constraints for uml/marte models, DAC, vol.122, pp.1-122, 2015.

E. Kang and P. Schobbens, Schedulability analysis support for automotive systems: from requirement to implementation, SAC, pp.1080-1085, 2014.

H. Yu, J. Talpin, L. Besnard, T. Gautier, H. Marchand et al., Polychronous controller synthesis from marte ccsl timing specifications, MEMOCODE, pp.21-30, 2011.
URL : https://hal.archives-ouvertes.fr/inria-00594942

M. Zhang, F. Mallet, and H. Zhu, An SMT-based approach to the formal analysis of MARTE/CCSL, ICFEM '16, pp.433-449, 2016.
URL : https://hal.archives-ouvertes.fr/hal-01394677

L. Yin, J. Liu, Z. Ding, F. Mallet, and R. De-simone, Schedulability analysis with ccsl specifications, APSEC, issue.1, pp.414-421, 2013.
URL : https://hal.archives-ouvertes.fr/hal-00926305

M. Zhang, F. Dai, and F. Mallet, Periodic scheduling for MARTE/CC-SL: Theory and practice, Sci. Comput. Program, vol.154, pp.42-60, 2018.

M. Zhang and Y. Ying, Towards SMT-based LTL model checking of clock constraint specification language for real-time and embedded systems, LCTES '17, pp.61-70, 2017.

D. Harel, First-Order Dynamic Logic, ser, LNCS, vol.68, 1979.

J. Jeannin and A. Platzer, dtl2: Differential temporal dynamic logic with nested temporalities for hybrid systems, IJCAR, ser, vol.8562, pp.292-306, 2014.

C. Barrett, P. Fontaine, and C. Tinelli, The SMT-LIB Standard: Version 2.6, 2017.

F. Mallet, J. Millo, and R. De-simone, Safe CCSL specifications and marked graphs, 11th ACM/IEEE Int. Conf. on Formal Methods and Models for Codesign, pp.157-166, 2013.
URL : https://hal.archives-ouvertes.fr/hal-00913962

Y. Zhang, H. Wu, Y. Chen, and F. Mallet, Embedding CCSL into Dynamic Logic: A Logical Approach for the Verification of CCSL Specifications, FTSCS 2018, 2018.
URL : https://hal.archives-ouvertes.fr/hal-01929184

F. Mallet and R. De-simone, Correctness issues on MARTE/CCSL constraints." Sci. Comput. Program, vol.106, pp.78-92, 2015.

D. Harel, D. Kozen, and J. Tiuryn, Dynamic logic, SIGACT News, vol.32, issue.1, pp.66-69, 2001.

G. Gentzen, Untersuchungenüber das logische schließen, 1934.

K. Gödel, ber formal unentscheidbare sätze der principia mathematica und verwandter systeme, Monatshefte fr Mathematik und Physik, vol.38, issue.1, pp.173-198, 1931.

J. A. Brzozowski, Derivatives of regular expressions, J. ACM, vol.11, issue.4, pp.481-494, 1964.

D. N. Arden, Delayed-logic and finite-state machines, SWCT (FOCS), pp.133-151, 1961.

M. R. Laurence and G. Struth, Omega algebras and regular equations, RAMICS, ser, vol.6663, pp.248-263, 2011.