FPGA-Specific Synthesis of Loop-Nests with Pipeline Computational Cores, Microprocessors and Microsystems, vol.36, issue.8, pp.606-619, 2012. ,
Data-aware Process Networks, vol.32, 2015. ,
URL : https://hal.archives-ouvertes.fr/hal-01158726
Putting polyhedral loop transformations to work, International Workshop on Languages and Compilers for Parallel Computing, 2003. ,
URL : https://hal.archives-ouvertes.fr/inria-00071681
On the complexity of scheduling problems for parallel/pipelined machines, IEEE Trans. Comput, vol.38, pp.1308-1313, 1989. ,
A Practical Automatic Polyhedral Program Optimization System, ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI), 2008. ,
High-Level Synthesis: From Algorithm to Digital Circuit, 2008. ,
Dataflow analysis of array and scalar references, International Journal of Parallel Programming, vol.20, pp.23-53, 1991. ,
Some Efficient Solutions to the Affine Scheduling Problem, Part II: Multi-Dimensional Time, International Journal of Parallel Programming, vol.21, pp.389-420, 1992. ,
A survey of high-performance computing scaling challenges, International Journal of High Performance Computing Applications, p.1094342015597083, 2015. ,
Postpass code optimization of pipeline constraints, ACM Transactions on Programming Languages and Systems (TOPLAS), vol.5, pp.422-448, 1983. ,
Supernode Partitioning, Proceedings of the 15th ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages (POPL'88), pp.319-329, 1988. ,
The Semantics of Simple Language for Parallel Programming, IFIP Congress 74, pp.471-475, 1974. ,
Basic Linear Algebra Subprograms for Fortran Usage, ACM Trans. Math. Softw, vol.5, pp.308-323, 1979. ,
Transformations for Polyhedral Process Networks, 2010. ,
Polybench: The polyhedral benchmark suite, 2012. ,
Deriving process networks from nested loop algorithms, Parallel Processing Letters, vol.10, pp.165-176, 2000. ,
Compiling nested loop programs to process networks, 2007. ,
Classifying interprocess communication in process network representation of nested-loop programs, ACM Transactions on Embedded Computing Systems (TECS), vol.6, p.13, 2007. ,
, Polyhedral Process Networks, pp.931-965, 2010.
Iteration Space Tiling for Memory Hierarchies, Proceedings of the Third SIAM Conference on Parallel Processing for Scientific Computing, pp.357-361, 1989. ,