An exercise in the automatic verification of asynchronous designs, Formal Methods in System Design, vol.4, issue.3, pp.213-242, 1994. ,
An Asynchronous NoC Architecture Providing Low Latency Service and Its Multi-Level Design Framework, Proceedings of the 11th IEEE International Symposium on Asynchronous Circuits and Systems ASYNC'05, pp.54-63, 2005. ,
BISIMULATOR: A Modular Tool for On-the-Fly Equivalence Checking, Proceedings of the 11th International Conference on Tools and Algorithms for the Construction and Analysis of Systems (TACAS'05), vol.3440, pp.581-585, 2005. ,
URL : https://hal.archives-ouvertes.fr/hal-00685325
The VLSI-Programming Language Tangram and its Translation into Handshake Circuits, Proceedings of the Conference on European Design Automation, pp.384-389, 1991. ,
Modelchecking Synthesizable SystemVerilog Descriptions of Asynchronous Circuits, Proceedings of the 24th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC'18), pp.34-42, 2018. ,
URL : https://hal.archives-ouvertes.fr/hal-01777093
A Theory of Communicating Sequential Processes, Journal of the ACM, vol.31, issue.3, pp.560-599, 1984. ,
Reference Manual of the LNT to LOTOS Translator (Version 6.8), Wendelin Serwe & Gideon Smeding, 2019. ,
The Concurrency Workbench, Proceedings of the 1st Workshop on Automatic Verification Methods for Finite State Systems, vol.407, pp.24-37, 1989. ,
Trace Theory for Automatic Hierarchical Verification of Speed-Independent Circuits, 1988. ,
Balsa: An Asynchronous Hardware Synthesis Language, The Computer Journal, vol.45, issue.1, pp.12-18, 2002. ,
SVL: a Scripting Language for Compositional Verification, Proceedings of the 21st IFIP WG 6.1 International Conference on Formal Techniques for Networked and Distributed Systems (FORTE'01), pp.377-392, 2001. ,
URL : https://hal.archives-ouvertes.fr/inria-00072396
, CADP 2011: A Toolbox for the Construction and Analysis of Distributed Processes. Springer International Journal on Software Tools for Technology Transfer (STTT), vol.15, pp.89-107, 2013.
URL : https://hal.archives-ouvertes.fr/hal-00715056
From LOTOS to LNT, ModelEd, TestEd, TrustEd -Essays Dedicated to Ed Brinksma on the Occasion of His 60th Birthday, vol.10500, pp.3-26, 2017. ,
URL : https://hal.archives-ouvertes.fr/hal-01621670
The Unheralded Value of the Multiway Rendezvous: Illustration with the Production Cell Benchmark, Proceedings of the 2nd Workshop on Models for Formal Analysis of Real Systems (MARS'17), vol.244, pp.230-270, 2017. ,
, Communicating Sequential Processes, 1985.
Modeling and Verification of Circuit with Stable-Event, Proceedings of the 2017 International Conference on Cyber-Enabled Distributed Computing and Knowledge Discovery (CyberC), pp.471-475, 2017. ,
, Receptive Process Theory, vol.29, pp.17-31, 1992.
Gate-level Modelling and Verification of Asynchronous Circuits using CSPM and FDR, Proceedings of the 13th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC'07), pp.83-94, 2007. ,
Modelling and Verification of Delay-Insensitive Circuits using CCS and the Concurrency Workbench, Information Processing Letters, vol.89, issue.6, pp.293-296, 2004. ,
, EXP.OPEN 2.0: A Flexible Tool Integrating Partial Order, Compositional, and Onthe-fly Verification Methods, vol.3771, pp.70-88, 2005.
URL : https://hal.archives-ouvertes.fr/inria-00070339
, Compiling Communicating Processes into Delay-Insensitive VLSI Circuits. Distributed Computing, vol.1, pp.226-234, 1986.
25 Years Ago: The First Asynchronous Microprocessor, Computer Science Technical Reports, vol.001, pp.20140206-111915844, 2014. ,
, Theory of Asynchronous Circuits. Research report, vol.66, 1955.
SPA -a secure Amulet core for smartcard applications, Microprocessors and Microsystems, vol.27, issue.9, pp.431-446, 2003. ,
Circuit intégré protégé, Boulahia Boubkar, 2018. ,
, Circuit intégré protégé. Fascicule de Brevet Europeen EP 3 276 656 B1, 2019.
The Theory and Practice of Concurrency, 1997. ,
Designing Parallel Specifications in CCS, Proceedings of the Canadian Conference on Electrical and Computer Engineering, pp.983-986, 1993. ,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,