M. Annavaram, J. M. Patel, and E. S. Davidson, Call graph prefetching for database applications, HPCA, 2001.

J. Bonanno, A. Collura, D. Lipetz, U. Mayer, B. Prasky et al., Two level bulk preload branch prediction, HPCA, 2013.

I. Burcea and A. Moshovos, Phantom-BTB: a virtualized branch target buffer design, ASPLOS, 2009.

I. K. Chen, C. Lee, and T. N. Mudge, Instruction prefetching using branch prediction information, ICCD, 1997.

B. Falsafi and T. F. Wenisch, A primer on hardware prefetching, 2014.

M. Ferdman, C. Kaynak, and B. Falsafi, Proactive instruction fetch, MICRO, 2011.

M. Ferdman, T. F. Wenisch, A. Ailamaki, B. Falsafi, and A. Moshovos, Temporal instruction fetch streaming, 2008.

A. Jaleel, K. B. Theobald, S. C. Steely, and J. Emer, High performance cache replacement using re-reference interval prediction (RRIP), ISCA, 2010.

C. Kaynak, B. Grot, and B. Falsafi, Confluence: unified instruction supply for scale-out servers, 2015.

A. Kolli, A. Saidi, and T. F. Wenisch, RDIP: return-addressstack directed instruction prefetching, 2013.

R. Kumar, B. Grot, and V. Nagarajan, Blasting through the front-end bottleneck with Shotgun, ASPLOS, 2018.

R. Kumar, C. C. Huang, B. Grot, and V. Nagarajan, Boomerang: a metadata-free architecture for control flow delivery, HPCA, 2017.

J. Pierce and T. Mudge, Wrong-path instruction prefetching, MICRO, 1996.

G. Reinman, B. Calder, and T. Austin, Fetch directed instruction prefetching, MICRO, 1999.

J. E. Smith and W. Hsu, Prefetching in supercomputer instruction cache, Supercomputing, 1992.

L. Spracklen, Y. Chou, and S. G. Abraham, Effective instruction prefetching in chip multiprocessors for modern commercial applications, HPCA, 2005.

V. Srinivasan, E. S. Davidson, G. S. Tyson, M. J. Charney, and T. R. Puzak, Branch history guided instruction prefetching, HPCA, 2001.