P. Chevalier, C. Jungemann, R. Lovblom, C. Maneux, O. Ostinelli et al., Si/SiGe:C and InP/GaAsSb Heterojunction Bipolar Transistors for THz Applications, Proceedings of the IEEE, vol.105, issue.6, pp.1035-1050, 2017.
URL : https://hal.archives-ouvertes.fr/hal-01639677

C. Mukherjee, B. Ardouin, J. Y. Dupuy, V. Nodjiadjim, M. Riet et al., Reliability-Aware Circuit Design Methodology for Beyond-5G Communication Systems, IEEE Transactions on Device and Materials Reliability, vol.17, issue.3, pp.490-506, 2017.
URL : https://hal.archives-ouvertes.fr/hal-01670929

C. Mukherjee, T. Jacquet, G. G. Fischer, T. Zimmer, and C. Maneux, Hot-Carrier Degradation in SiGe HBTs: A Physical and Versatile Aging Compact Model, IEEE Transactions on Electron Devices, vol.64, issue.12, pp.4861-4867, 2017.
URL : https://hal.archives-ouvertes.fr/hal-01695254

J. D. Cressler, Circuits and Applications Using Silicon Heterostructure Devices, Circuits and Applications Using Silicon Heterostructure Devices, p.9781351834759, 2018.

U. S. Raghunathan, H. Ying, B. R. Wier, A. P. Omprakash, P. S. Chakraborty et al., Physical Differences in Hot Carrier Degradation of Oxide Interfaces in Complementary (n-p-n+p-n-p) SiGe HBTs, IEEE Transactions on Electron Devices, vol.64, issue.1, pp.37-44, 2017.

G. G. Fischer, J. Molina, and B. Tillack, Comparative study of HBT ageing in a complementary SiGe:C BiCMOS technology, 2013 IEEE Bipolar/BiCMOS Circuits and Technology Meeting (BCTM), pp.167-170, 2013.

G. G. Fischer and G. Sasso, Ageing and thermal recovery of advanced SiGe heterojunction bipolar transistors under long-term mixed-mode and reverse stress conditions, Microelectronics Reliability, vol.55, issue.3-4, pp.498-507, 2015.

G. G. Fischer, Analysis and modeling of the long-term ageing rate of SiGe HBTs under mixed-mode stress, 2016 IEEE Bipolar/BiCMOS Circuits and Technology Meeting (BCTM), pp.106-109, 2016.

T. Jacquet, G. Sasso, A. Chakravorty, N. Rinaldi, K. Aufinger et al., Reliability of high-speed SiGe:C HBT under electrical stress close to the SOA limit, Microelectronics Reliability, vol.55, issue.9-10, pp.1433-1437, 2015.
URL : https://hal.archives-ouvertes.fr/hal-01695288

K. O. Jeppson and C. M. Svensson, Negative bias stress of MOS devices at high electric fields and degradation of MNOS devices, Journal of Applied Physics, vol.48, issue.5, pp.2004-2014, 1977.

C. Mukherjee, F. Marc, M. Couret, G. G. Fischer, M. Jaoul et al., A physical and versatile aging compact model for hot carrier degradation in SiGe HBTs under dynamic operating conditions, Solid-State Electronics, vol.163, p.107635, 2020.
URL : https://hal.archives-ouvertes.fr/hal-02475429

B. Heinemann, R. Barth, D. Knoll, H. Rucker, B. Tillack et al., High-performance BiCMOS technologies without epitaxially-buried subcollectors and deep trenches, Semicond. Sci. Technol, vol.22, pp.153-157, 2017.

S. Mahapatra, N. Goel, S. Desai, S. Gupta, B. Jose et al., A Comparative Study of Different Physics-Based NBTI Models, IEEE Transactions on Electron Devices, vol.60, issue.3, pp.901-916, 2013.

M. A. Alam and S. Mahapatra, A comprehensive model of PMOS NBTI degradation, Microelectronics Reliability, vol.45, issue.1, pp.71-81, 2005.

M. Couret, M. Jaoul, F. Marc, C. Mukherjee, D. Céli et al., Scalable compact modeling of trap generation near the EB spacer oxide interface in SiGe HBTs, Solid-State Electronics, vol.169, p.107819, 2020.
URL : https://hal.archives-ouvertes.fr/hal-02541991

M. Jaoul, C. Maneux, D. Celi, M. Schroter, and T. Zimmer, A Compact Formulation for Avalanche Multiplication in SiGe HBTs at High Injection Levels, IEEE Transactions on Electron Devices, vol.66, issue.1, pp.264-270, 2019.
URL : https://hal.archives-ouvertes.fr/hal-02379143