Skip to Main content Skip to Navigation
Conference papers

Multiple Permanent Faults Mitigation Through Bit-Shuffling for Network-on-Chip Architecture

Abstract : Since several decades, fault tolerance has become a major research field, due to transistor shrinking and core number increasing in System-on-Chip (SoC). Especially, faults occurring at the Network-on-Chips (NoCs) of those systems have a significant impact, since NoCs are the key component of on-chip communication. Several fault tolerant approaches have been proposed, which are, however, limited against multiple permanent faults. To reduce the impact of these faults on the data communications, we propose a bit-shuffling method for fault tolerant NoCs. The proposed approach exploits, at runtime, the position of the permanent faults and changes the order of bits inside a flit. Our bit-shuffling method reduces as much as possible the fault impact, by transferring the faults from Most Significant Bits (MSBs) towards Least Significant Bits (LSBs). With this technique, we show that, in presence of multiple permanent faults, the Mean Square Error (MSE) on the payload transmission is reduce from 10 17 to 10 5 under three permanent fault for 32-bit unsigned integers. This technique also ensures the correct transmission of headers under multiple permanent faults.
Complete list of metadata
Contributor : Daniel Chillet Connect in order to contact the contributor
Submitted on : Thursday, December 3, 2020 - 10:09:53 PM
Last modification on : Thursday, November 4, 2021 - 10:54:02 AM
Long-term archiving on: : Thursday, March 4, 2021 - 8:09:02 PM


Files produced by the author(s)


  • HAL Id : hal-03039545, version 1


Romain Mercier, Cédric Killian, Angeliki Kritikakou, Youri Helen, Daniel Chillet. Multiple Permanent Faults Mitigation Through Bit-Shuffling for Network-on-Chip Architecture. ICCD 2020 - IEEE International Conference on Computer Design, Oct 2020, Hartford / Virtual, United States. pp.1-8. ⟨hal-03039545⟩



Les métriques sont temporairement indisponibles