Skip to Main content Skip to Navigation
Conference papers

Data-Aware Process Networks

Christophe Alias 1 Alexandru Plesco 2
1 CASH - CASH - Compilation and Analysis, Software and Hardware
Inria Grenoble - Rhône-Alpes, LIP - Laboratoire de l'Informatique du Parallélisme
Abstract : With the emergence of reconfigurable FPGA circuits as a credible alternative to GPUs for HPC acceleration, new compilation paradigms are required to map high-level algorithmic descriptions to a circuit configuration (High-Level Synthesis, HLS). In particular, novel parallelization algorithms and intermediate representations are required. In this paper, we present the data-aware process networks (DPN), a dataflow intermediate representation suitable for HLS in the context of high-performance computing. DPN combines the benefits of a low-level dataflow representation-close to the final circuit-and affine iteration space tiling to explore the parallelization trade-offs (local memory size, communication volume, parallelization degree). We outline our compilation algorithms to map a C program to a DPN (front-end), then to map a DPN to an FPGA configuration (back-end). Finally, we present synthesis results on compute-intensive kernels from the Polybench suite.
Complete list of metadata

https://hal.inria.fr/hal-03143777
Contributor : Christophe Alias Connect in order to contact the contributor
Submitted on : Wednesday, February 17, 2021 - 8:53:19 AM
Last modification on : Thursday, January 20, 2022 - 4:13:59 PM
Long-term archiving on: : Tuesday, May 18, 2021 - 6:21:16 PM

File

final.pdf
Files produced by the author(s)

Identifiers

Collections

Citation

Christophe Alias, Alexandru Plesco. Data-Aware Process Networks. CC 2021 - 30th ACM SIGPLAN International Conference on Compiler Construction, Mar 2021, Virtual, South Korea. pp.1-11, ⟨10.1145/3446804.3446847⟩. ⟨hal-03143777⟩

Share

Metrics

Les métriques sont temporairement indisponibles