Process Variability Impact on the SET Response of FinFET Multi-level Design - Archive ouverte HAL Access content directly
Conference Papers Year : 2020

Process Variability Impact on the SET Response of FinFET Multi-level Design

(1) , (2) , (3) , (1)
1
2
3

Abstract

Challenges were introduced in integrated circuits design due to the technology scaling. The evolution of integrated circuits has made them more susceptible to the radiation effects, besides increasing the manufacturing process variability. These challenges can lead to circuits operating outside their specification ranges. Transistor arrangement influences the performance of logic cells; complex logic gates can be used to minimize area, delay and power consumption. However, with the increasing relevance of nanometer challenges, it is necessary also to consider these factors at logic level design. This work explores different transistor arrangements for a set of logic functions at the layout level to evaluate the SET response under the process variability. The process variability is analyzed through the work-function fluctuations of the metal gate. The complex gate and the multi-level of NAND2 topologies, that implement the same function, were designed using the 7 nm FinFET ASAP7 Process Design Kit. Results show that the multi-level topology is more robust to the radiation effects at both ideal fabrication process and considering the process variability impact. The LETth value considering the multi-level topology is on average 55% higher than the values considering the complex topology. Moreover, all the logic functions analyzed independently of the topology are more sensitive to the SETs considering the impact of the process variability.
Fichier principal
Vignette du fichier
501403_1_En_5_Chapter.pdf (2.89 Mo) Télécharger le fichier
Origin : Files produced by the author(s)

Dates and versions

hal-03476601 , version 1 (13-12-2021)

Licence

Attribution - CC BY 4.0

Identifiers

Cite

Leonardo H. Brendler, Alexandra L. Zimpeck, Cristina Meinhardt, Ricardo Reis. Process Variability Impact on the SET Response of FinFET Multi-level Design. 27th IFIP/IEEE International Conference on Very Large Scale Integration - System on a Chip (VLSI-SoC), Oct 2019, Cusco, Peru. pp.89-113, ⟨10.1007/978-3-030-53273-4_5⟩. ⟨hal-03476601⟩
19 View
0 Download

Altmetric

Share

Gmail Facebook Twitter LinkedIn More