How to solve the current memory access and data transfer bottlenecks, Proceedings of the conference on Design, automation and test in Europe , DATE '00, pp.219-231, 1996. ,
DOI : 10.1145/343647.343813
Memory hierarchy exploration for low power architectures in embedded multimedia applications, Proceedings 2001 International Conference on Image Processing (Cat. No.01CH37205), pp.326-329, 2001. ,
DOI : 10.1109/ICIP.2001.958117
Memory access scheduling and binding considering energy minimization in multi-bank memory systems Hierarchical memory mapping during synthesis in fpga-based reconfigurable computers Address generation dor memories containing multiple arrays Solving (soc) shared memory resource challenges, DAC '04 : Proceedings of the 41st annual conference on Design automation. [Ouaiss et Vemuri DATE '01 : Proceedings of the conference on Design, automation and test in Europe IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems International Workshop & Exhibition. Sonics Inc. (USA), pp.81-86, 1998. ,