J. Abrial, The B-Book ? Assigning programs to meanings, CUP, 1996.

J. Abrial and L. Mussat, Introducing Dynamic Constraints in B98: Recent Advances in the Development and Use of the B-Method, LNCS, vol.1393, pp.83-128, 1998.

J. Abrial, D. Cansell, and D. Méry, A Mechanically Proved and Incremental Development of IEEE 1394 Tree Identify Protocol, Formal Aspects of Computing, vol.14, issue.3, pp.215-227, 2003.
DOI : 10.1007/s001650300002
URL : https://hal.archives-ouvertes.fr/inria-00099531

A. Aljer, P. Devienne, S. Tison, J. Boulanger, and G. Mariano, B-HDL: Circuit Design in B, ACSD 2003, International conference on Application of Concurrency to System Design, pp.241-242, 2003.

S. Dunne, A Theory of Generalised Substitutions, LNCS, vol.2272, pp.270-290, 2002.
DOI : 10.1007/3-540-45648-1_14

A. C. Fox, Formal Specification and Verification of ARM6, TPHOLs '03, pp.25-40, 2003.
DOI : 10.1007/10930755_2

M. Fuchs and M. Mendler, A Functional Semantics for Delta-Delay VHDL Based on Focus, Formal Semantics for VHDL, pp.9-42, 1995.
DOI : 10.1007/978-1-4615-2237-9_2

S. Hallerstede and Y. Zimmermann, Circuit Design by refinement in EventB, Proc. of FDL'04, 2004.
URL : https://hal.archives-ouvertes.fr/inria-00100145

S. Hazelhurst, C. , and H. Seger, Symbolic Trajectory Evaluation Formal Hardware Verification: Methods and Systems in Comparison, LNCS, vol.1287, pp.3-78, 1997.

M. Kaufmann, P. Manolios, and J. S. Moore, Computer-Aided reasoning: ACL2 An approach, 2000.

M. Kaufmann, P. Manolios, and J. S. Moore, Computer-Aided reasoning: ACL2 Case Studies, 2000.

D. M. Russinoff, A Case Study in Formal Verification of Register-Transfer Logic with ACL2: The Floating Point Adder of the AMD Athlon TM Processor, 2000.
DOI : 10.1007/3-540-40922-X_3

S. International, SAE J1708 revised OCT93, serial data communication between microcomputer systems in heavy-duty vehicule applications, www.sae.org, 1993.

M. Srivas, H. Rueß, and D. Cyrluk, Hardware Verification Using PVS Formal Hardware Verification: Methods and Systems in Comparison, LNCS, vol.1287, pp.156-205, 1997.

D. Toma, D. Borrione, and G. , Combining Several Paradigms for Circuit Validation and Verification, CASSIS, 2004.
DOI : 10.1007/978-3-540-30569-9_12
URL : https://hal.archives-ouvertes.fr/hal-00014143

Y. Zimmermann, S. Hallerstede, and D. Cansell, Formal modelling of electronic circuits using event-B, case study : SAE J708 serial communication link, 2004.