HAL will be down for maintenance from Friday, June 10 at 4pm through Monday, June 13 at 9am. More information
Skip to Main content Skip to Navigation
Reports

Synchronous Modeling of Data Intensive Applications

Abdoulaye Gamatié 1 Eric Rutten 1 Huafeng Yu 1 Pierre Boulet 1 Jean-Luc Dekeyser 1
1 DART - Contributions of the Data parallelism to real time
LIFL - Laboratoire d'Informatique Fondamentale de Lille, Inria Lille - Nord Europe
Abstract : In this report, we present the first results of a study on the modeling of data-intensive parallel applications following the synchronous approach. More precisely, we consider the Gaspard extension of Array-OL, which is dedicated to System-on-Chip codesign. We define an associated synchronous dataflow equational model that enables to address several design correctness issues (e.g. verification of frequency / latency constraints) using the formal tools and techniques provided by the synchronous technology. We particularly illustrate a synchronizability analysis using affine clock systems. Directions are drawn from these bases towards modeling hierarchical applications, and adding control automata involving verification.
Document type :
Reports
Complete list of metadata

Cited literature [21 references]  Display  Hide  Download

https://hal.inria.fr/inria-00001216
Contributor : Abdoulaye Gamatié Connect in order to contact the contributor
Submitted on : Thursday, April 6, 2006 - 7:18:11 PM
Last modification on : Wednesday, March 9, 2022 - 12:08:07 PM
Long-term archiving on: : Saturday, April 3, 2010 - 8:53:59 PM

Identifiers

  • HAL Id : inria-00001216, version 1

Citation

Abdoulaye Gamatié, Eric Rutten, Huafeng Yu, Pierre Boulet, Jean-Luc Dekeyser. Synchronous Modeling of Data Intensive Applications. [Research Report] RR-5876, INRIA. 2006, pp.21. ⟨inria-00001216⟩

Share

Metrics

Record views

179

Files downloads

153