Synchronous Modeling of Data Intensive Applications - Inria - Institut national de recherche en sciences et technologies du numérique Accéder directement au contenu
Rapport (Rapport De Recherche) Année : 2006

Synchronous Modeling of Data Intensive Applications

Résumé

In this report, we present the first results of a study on the modeling of data-intensive parallel applications following the synchronous approach. More precisely, we consider the Gaspard extension of Array-OL, which is dedicated to System-on-Chip codesign. We define an associated synchronous dataflow equational model that enables to address several design correctness issues (e.g. verification of frequency / latency constraints) using the formal tools and techniques provided by the synchronous technology. We particularly illustrate a synchronizability analysis using affine clock systems. Directions are drawn from these bases towards modeling hierarchical applications, and adding control automata involving verification.
Fichier principal
Vignette du fichier
gamatie.pdf (334.93 Ko) Télécharger le fichier
Loading...

Dates et versions

inria-00001216 , version 1 (06-04-2006)

Identifiants

  • HAL Id : inria-00001216 , version 1

Citer

Abdoulaye Gamatié, Eric Rutten, Huafeng Yu, Pierre Boulet, Jean-Luc Dekeyser. Synchronous Modeling of Data Intensive Applications. [Research Report] RR-5876, INRIA. 2006, pp.21. ⟨inria-00001216⟩
188 Consultations
168 Téléchargements

Partager

Gmail Facebook X LinkedIn More