FPGA Configuration of Intensive Multimedia Processing Tasks Modeled in UML - Inria - Institut national de recherche en sciences et technologies du numérique Accéder directement au contenu
Rapport (Rapport De Recherche) Année : 2006

FPGA Configuration of Intensive Multimedia Processing Tasks Modeled in UML

Résumé

Recent research have demonstrate interests in a codesign framework     that allows description refinement at different abstraction level.     We have proposed such a framework that allows SoC resources     allocation for regular and repetitive tasks found in intensive     multimedia applications. Nevertheless, the framework does not directly target     reconfigurable architectures, the difficult job of placing and     routing an application on a FPGA being postponed to a dedicated     tool. In order to limit the number of synthesis on this external     tool, we propose an algorithm that, from a high level description     of an intensive multimedia application, estimates the resource     usages on a given FPGA architecture. This algorithm makes use of a     simple mathematical formalism issued from case study     implementations.

Mots clés

Domaines

Autre [cs.OH]
Fichier principal
Vignette du fichier
RR-5810.pdf (218.06 Ko) Télécharger le fichier
Loading...

Dates et versions

inria-00070214 , version 1 (19-05-2006)

Identifiants

  • HAL Id : inria-00070214 , version 1

Citer

Sébastien Le Beux, Jean-Luc Dekeyser, Philippe Marquet. FPGA Configuration of Intensive Multimedia Processing Tasks Modeled in UML. [Research Report] RR-5810, INRIA. 2006, pp.13. ⟨inria-00070214⟩
132 Consultations
412 Téléchargements

Partager

Gmail Facebook X LinkedIn More