Architecture and CAD for Deep-Submicron FPGAs, 1999. ,
DOI : 10.1007/978-1-4615-5145-4
From UML to HDL: a model driven architectural approach to hardware-software co-design, Information Systems: New Generations Conference (ISNG), pp.88-93, 2005. ,
Towards UML 2 Extensions for Compact Modeling of Regular Complex Topologies, MoDELS/UML 2005, ACM/IEEE 8th International Conference on Model Driven Engineering Languages and Systems, 2005. ,
DOI : 10.1007/11557432_34
URL : https://hal.archives-ouvertes.fr/inria-00565168
Array-OL : Proposition d'un formalisme tableau pour le traitement de signal multi-dimensionnel, Gretsi, 1995. ,
Another multidimensional synchronous dataflow: Simulating Array-OL in ptolemy II, 2005. ,
URL : https://hal.archives-ouvertes.fr/inria-00070490
Single-chip MPEG-2 422P@HL CODEC LSI with multi-chip configuration for large scale processing beyond HDTV level, 2003 Design, Automation and Test in Europe Conference and Exhibition, 2003. ,
DOI : 10.1109/DATE.2003.1253796
Hardware/software interface codesign for embedded systems, IEEE Computer, vol.38, issue.2, pp.63-69, 2005. ,
Heterogeneous MP-SoC, Proceedings of the 41st annual conference on Design automation , DAC '04, pp.686-691, 2004. ,
DOI : 10.1145/996566.996754
Gaspard home page, 2005. ,
Madeo, une approche MDA pour la programmation et la synthèse d'architectures reconfigurables, Sympa'2005, pp.1-12, 2005. ,
Brabois -Campus scientifique 615, rue du Jardin Botanique -BP 101 -54602 Villers-lès-Nancy Cedex (France) Unité de recherche INRIA Rennes : IRISA, Campus universitaire de Beaulieu -35042 Rennes Cedex (France) Unité de recherche INRIA Rhône-Alpes : 655, avenue de l'Europe -38334 Montbonnot Saint-Ismier (France) Unité de recherche INRIA Rocquencourt, Domaine de Voluceau -Rocquencourt -BP 105 -78153 Le Chesnay Cedex (France) Unité de recherche INRIA Sophia Antipolis : 2004, route des Lucioles -BP 93 -06902 Sophia Antipolis Cedex ,
BP 105 -78153 Le Chesnay Cedex (France) http://www.inria.fr ISSN, pp.249-6399 ,