A. Agrawal, G. Karsai, and A. Ledeczi, An end-to-end domain-driven software development framework, Companion of the 18th annual ACM SIGPLAN conference on Object-oriented programming, systems, languages, and applications , OOPSLA '03, pp.8-15, 2003.
DOI : 10.1145/949344.949347

A. Group and . Lina, ATL, ATLAS Transformation Language, Reference site

L. Besnard, T. Gautier, and P. L. Guernic, SIGNAL V4-INRIA version: Reference Manual

J. Bézivin, C. Brunette, R. Chevrel, F. Jouault, and I. Kurtev, Bridging the Generic Modeling Environment and the Eclipse Modeling Framework, Proceedings of the 4th workshop in Best Practices for Model Driven Software Development , OOPSLA, 2005.

C. Brunette, R. Delamare, A. Gamatié, T. Gautier, and J. Talpin, A Modeling Paradigm for Integrated Modular Avionic Design, 2005.

C. Brunette and J. Talpin, Compositional modeling and transformation of multi-clocked mode automata, 2005.
URL : https://hal.archives-ouvertes.fr/inria-00070290

S. Consortium, The Declarative Code DC+, Version 1.4, 1997.

A. Gamatié and T. Gautier, Synchronous Modeling of Modular Avionics Architectures using the Signal Language, 2002.

K. Ethan, J. Jackson, and . Sztipanovits, Using separation of concerns for embedded systems design, EMSOFT '05: Proceedings of the 5th ACM international conference on Embedded software, pp.25-34, 2005.

A. Ledeczi, M. Maroti, and P. Volgyesi, The Generic Modeling Environment, Proceedings of the IEEE Workshop on Intelligent Signal Processing (WISP'01), 2001.

H. Marchand, P. Bournai, M. L. Borgne, and P. L. Guernic, Synthesis of Discrete-Event Controllers based on the Signal Environment, Discrete Event Dynamic System: Theory and Applications, pp.325-346, 2000.
URL : https://hal.archives-ouvertes.fr/hal-00546147

O. Uml, Profile for modeling and analysis of real-time and embedded systems (MARTE). OMG document realtime, pp.5-7

D. Potop-butucaru and B. Caillaud, Correct-by-Construction Asynchronous Implementation of Modular Synchronous Specifications, Fifth International Conference on Application of Concurrency to System Design (ACSD'05), pp.48-57, 2005.
DOI : 10.1109/ACSD.2005.10

J. Talpin, D. Potop-butucaru, J. Ouy, and B. Caillaud, From multi-clocked synchronous processes to latency-insensitive modules (short paper), Proceedings of the fifth ACM International Conference on Embedded Software (Emsoft), pp.282-285, 2005.

I. Unité-de-recherche, . Lorraine, V. Technopôle-de-nancy-brabois, I. Lès-nancy-unité-de-recherche, and . Rennes, Campus scientifique, 615 rue du Jardin Botanique Irisa, Campus universitaire de Beaulieu, 35042 RENNES Cedex Unité de recherche INRIA Rhône-Alpes, p.78153, 2004.