Compositionality in dataflow synchronous languages: Specification and distributed code generation. Information and Computation, v. 163, 2000. ,
The Synchronous Languages Twelve Years Later, Proceedings of the IEEE, 2003. ,
A Protocol for Loosely Time-Triggered Architectures, Embedded Software Conference, 2003. ,
DOI : 10.1007/3-540-45828-X_19
URL : https://hal.archives-ouvertes.fr/inria-00526261
Theory of latency-insensitive design, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.20, issue.9, 2001. ,
DOI : 10.1109/43.945302
About the Design of Distributed Control Systems: The Quasi-Synchronous Approach, International Conference on Computer Safety, 2003. ,
DOI : 10.1007/3-540-45416-0_21
Polychrony for system design, Journal of Circuits Systems and Computers. World Scientific, 2003. ,
URL : https://hal.archives-ouvertes.fr/hal-00730480
A proof of the Kahn principle for input/output automata. Information and Computation, 1989. ,
Correct-by-Construction Asynchronous Implementation of Modular Synchronous Specifications, Fifth International Conference on Application of Concurrency to System Design (ACSD'05), 2005. ,
DOI : 10.1109/ACSD.2005.10
An algebraic theory for behavioral modeling and protocol synthesis in system design In Formal Methods in System Design, 2005. ,
Efficient compilation of ESTEREL for real-time embedded systems, Proceedings of the international conference on Compilers, architectures, and synthesis for embedded systems , CASES '00, 2000. ,
DOI : 10.1145/354880.354882
Campus scientifique, 615 rue du Jardin Botanique, BP 101, 54600 VILLERS LÈS NANCY Unité de recherche INRIA Rennes, Irisa, Campus universitaire de Beaulieu, 35042 RENNES Cedex Unité de recherche INRIA Rhône-Alpes, 2004. ,