# Modeling with logical time in UML for real-time embedded system design

1 AOSTE - Models and methods of analysis and optimization for systems with real-time and embedding constraints
CRISAM - Inria Sophia Antipolis - Méditerranée , Inria Paris-Rocquencourt, Laboratoire I3S - COMRED - COMmunications, Réseaux, systèmes Embarqués et Distribués
2 ESPRESSO - Synchronous programming for the trusted component-based engineering of embedded systems and mission-critical systems
IRISA - Institut de Recherche en Informatique et Systèmes Aléatoires, Inria Rennes – Bretagne Atlantique
Abstract : Design of real-time embedded systems requires particular attention to the careful scheduling of application onto execution platform. Precise cycle allocation is often requested to obtain full communication and computation throughput. Our objective is to provide a UML profile where events, actions, and objects can be annotated by logical'' clocks. Initially, clocks are not necessarily related. The goal of the scheduling process (and algorithms) is to regulate the data and control flows within predictable bounds. To this end it extracts clock relations that best map the application onto a desired execution platform. Clocks-as-schedules'' then act as activation conditions, driving these internal events and actions according to the desired activation patterns. Extra communication and buffering latencies can be introduced in the process. In the paper we describe the domain view of multiple time and logical clocks. We introduce a range of useful operations on them, and their use in various UML views.
Keywords :
Document type :
Reports
Domain :

Cited literature [20 references]

https://hal.inria.fr/inria-00071373
Contributor : Rapport de Recherche Inria <>
Submitted on : Tuesday, May 23, 2006 - 4:56:51 PM
Last modification on : Monday, October 12, 2020 - 10:30:12 AM
Long-term archiving on: : Sunday, April 4, 2010 - 8:22:43 PM

### Identifiers

• HAL Id : inria-00071373, version 1

### Citation

Charles André, Arnaud Cuccuru, Robert de Simone, Jean-Pierre Talpin. Modeling with logical time in UML for real-time embedded system design. [Research Report] RR-5895, INRIA. 2006. ⟨inria-00071373⟩

Record views