T. P. Amagbegnon, L. Besnard, L. Guernic, and P. , Implementation of the data-flow synchronous language Signal, Conference on Programming Language Design and Implementation, 1995.
URL : https://hal.archives-ouvertes.fr/hal-00544128

G. Bollela, The real-time specification for Java, Computer, vol.33, issue.6, 2000.
DOI : 10.1109/2.846318

D. Costard, Evaluation d'une cha??necha??ne de compilation Java temps-réel, 2003.

A. Gamatié and T. Gautier, Modeling of modular avionics architectures using the synchronous language work-inprogress session, proceedings of the 14th. Euromicro Conference on Real-Time Systems, 2002.

A. Gamatié and T. Gautier, The SIGNAL approach to the design of system architectures, 10th IEEE International Conference and Workshop on the Engineering of Computer-Based Systems, 2003. Proceedings., 2003.
DOI : 10.1109/ECBS.2003.1194786

A. Perry and C. Kong, Rosetta: Semantic support for model-centered systems-level design, IEEE Computer, p.6470, 2001.

L. Guernic, P. Talpin, J. Le-lann, and J. , POLYCHRONY for System Design, Journal of Circuits, Systems and Computers. Special Issue on Application Specific Hardware Design, R
DOI : 10.1142/S0218126603000763

URL : https://hal.archives-ouvertes.fr/hal-00730480

S. Gupta, S. K. Gupta, . Shukla, and . Eds, Available as Inria research report n, World Scientific, p.4715, 2002.

H. Marchand, E. Rutten, L. Borgne, M. Samaan, and M. , Formal verification of programs specified with signal: application to a power transformer station controller, Science of Computer Programming, vol.41, issue.1, pp.85-104, 2001.
DOI : 10.1016/S0167-6423(00)00020-4

URL : https://hal.archives-ouvertes.fr/inria-00526287

J. T. Buck, S. Ha, E. A. Lee, and D. G. Messerschmitt, Ptolemy: A Framework for Simulating and Prototyping Heterogeneous Systems, International Journal of Computer Simulation, special issue on " Simulation Software Development, pp.155-182, 1994.
DOI : 10.1016/B978-155860702-6/50048-X

J. Kwon, A. J. Wellings, and S. King, A High Integrity Profile for Real-time Java, Proceedings of the Joint ACM Java Grande Conference, 2002.

J. Talpin, L. Guernic, P. Shukla, S. K. Gupta, R. Doucet et al., Polychrony for formal refinement-checking in a system-level design methodology, Third International Conference on Application of Concurrency to System Design, 2003. Proceedings., 2003.
DOI : 10.1109/CSD.2003.1207695

URL : https://hal.archives-ouvertes.fr/hal-00542156

I. Unité-de-recherche, . Lorraine, and . Technopôle-de-nancy-brabois, Campus scientifique, 615 rue du Jardin Botanique, BP 101, 54600 VILLERS LÈS NANCY Unité de recherche INRIA Rennes, Irisa, Campus universitaire de Beaulieu, 35042 RENNES Cedex Unité de recherche INRIA Rhône-Alpes, 2004.