Leon-1 vhdl model ,
Maps, Proceedings of the Twenty-Sixth International Symposium on Computer Architecture (ISCA-26, 1999. ,
DOI : 10.1145/307338.300980
JHDL-an HDL for reconfigurable systems, Proceedings. IEEE Symposium on FPGAs for Custom Computing Machines (Cat. No.98TB100251), 1998. ,
DOI : 10.1109/FPGA.1998.707895
Socrates -a multiprocessor soc in 40 days, Conference on Design, Automation and Test in Europe 2001. Designer's Forum Munich, 2001. ,
Embedded system modeling and synthesis in oo environments. a smart-sensor case study, Cases'99, 1999. ,
Evaluation of the streams-C C-to-FPGA compiler, Proceedings of the 2001 ACM/SIGDA ninth international symposium on Field programmable gate arrays , FPGA '01, pp.134-140, 2001. ,
DOI : 10.1145/360276.360326
Systolic filter for fast DNA similarity search, Proceedings The International Conference on Application Specific Array Processors, 1995. ,
DOI : 10.1109/ASAP.1995.522918
Design and implementation of a parallel architecture for biological sequence comparison, EURO-PAR'96: Parallel Processing, 1996. ,
DOI : 10.1007/3-540-61626-8_2
GARP: A MIPS processor with a reconfigurable coprocessor, Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, pp.12-21, 1997. ,
Designing a java microprocessor core using fpga technology, Proceedings of 1998 IEEE International ASIC Conference, pp.13-16, 1998. ,
Génération de programmes parallèles distribués dans un environnement à objet, 1999. ,
Systolic accelerator for molecular biological applications, 1996. ,
URL : https://hal.archives-ouvertes.fr/inria-00073846
Architectures systoliques et parallélisme de données, Techniques et Sciences Informatique, pp.597-620, 1993. ,
Relacs for systolic programming, Applications- Specific Array Processors (ASAP), pp.132-135, 1993. ,
URL : https://hal.archives-ouvertes.fr/inria-00074691
Automatic synthesis of a parallel architecture for kalman filtering using mmalpha, IEEE Canadian Conference on Electrical and Computer Engineering, 1999. ,
Etude et réalisation d'un environnement de simulation parallèle pour les algorithmes systoliques, 1994. ,
Les architectures reconfigurables, Calculateurs Parallèles, vol.9, issue.1, 1997. ,
Identification of common molecular subsequences, Journal of Molecular Biology, vol.147, issue.1, pp.195-197, 1981. ,
DOI : 10.1016/0022-2836(81)90087-5
Architecture of soar: Smalltalk on a risc, 11th Annual Symposium on Computer Architecture, 1984. ,
Programmable active memories: reconfigurable systems come of age, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.4, issue.1, pp.56-69, 1996. ,
DOI : 10.1109/92.486081
Campus scientifique, 615 rue du Jardin Botanique Irisa, Campus universitaire de Beaulieu, 35042 RENNES Cedex Unité de recherche INRIA Rhône-Alpes, p.78153, 2004. ,