A. Aggoun, M. K. Ibrahim, and A. Ashur, Bit-level pipelined digit-serial array processors, IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol.45, issue.7, pp.857-868, 1998.
DOI : 10.1109/82.700933

A. Avizienis, Signed-Digit Number Representations for Fast Parallel Arithmetic, IRE Transactions on Electronic Computers, vol.10, pp.389-400, 1961.

J. C. Bajard, J. Duprat, S. Kla, and J. M. Muller, Some Operators for On-Line Radix-2 Computations, Journal of Parallel and Distributed Computing, vol.22, issue.2, pp.336-345, 1994.
DOI : 10.1006/jpdc.1994.1093

J. Beuchat, Étude et conception d'opérateurs arithmétiques optimisés pour circuits programmables, Thèse No 2426, 2001.

F. De-dinechin and A. Tisserand, Some improvements on mutlipartite tables methods, 15th International Symposium on Computer Arithmetic ARITH15, 2001.

M. Dimmler, A. Tisserand, U. Holmberg, and R. Longchamp, On-line arithmetic for real-time control of microsystems, IEEE/ASME Transactions on Mechatronics, vol.4, issue.2, pp.213-217, 1999.
DOI : 10.1109/3516.769548

M. D. Ercegovac and T. Lang, On-Line Arithmetic: A Design Methodology and Applications in Digital Signal Processing, IEEE Acoustics, Speech, and Signal Processing Society Workshop on VLSI Signal Processing, pp.252-263, 1988.

M. D. Ercegovac, J. M. Muller, and A. Tisserand, FPGA implementation of polynomial evaluation algorithm, SPIE, editor, Field Programmable Gate Arrays for Fast Board Development and Reconfigurable Computing, pp.177-188, 1995.

B. Girau and A. Tisserand, On-line arithmetic-based reprogrammable hardware implementation of multilayer perceptron back-propagation, Proceedings of Fifth International Conference on Microelectronics for Neural Networks, pp.168-175, 1996.
DOI : 10.1109/MNNFS.1996.493788

R. Hartley and P. Corbett, Digit-serial processing techniques, IEEE Transactions on Circuits and Systems, vol.37, issue.6, pp.707-719, 1990.
DOI : 10.1109/31.55029

S. Kla, Calcul parallèle et en-ligne des fonctions arithmétiques, 1993.

E. Mosanya, A Reconfigurable Processor for Biomolecular Sequence Processing, Thèse No, 1910.

J. Muller, Elementary Functions: Algorithms and Implementation, 1997.
URL : https://hal.archives-ouvertes.fr/ensl-00000008

A. M. Nielsen and J. M. Muller, On-line algorithms for computing exponentials and logarithms, Euro- par'96, 1996.
DOI : 10.1007/BFb0024699

K. K. Parhi, A systematic approach for design of digit-serial signal processing architectures, IEEE Transactions on Circuits and Systems, vol.38, issue.4, pp.358-375, 1991.
DOI : 10.1109/31.75394

S. Rajagopal and J. R. Cavallaro, On-line arithmetic for detection in digital communication receivers, Proceedings 15th IEEE Symposium on Computer Arithmetic. ARITH-15 2001, pp.257-265, 2001.
DOI : 10.1109/ARITH.2001.930127

E. Remez, Sur un procédé convergent d'approximations successives pour déterminer les polynômes d'approximation, C.R. Académie des Sciences, 1934.

A. Skaf, J. Muller, and A. Guyot, On-Line Hardware Implementation for Complex Exponential and Logarithm, Proceedings of the 20th European Solid-State Circuits Conference, 1994.
URL : https://hal.archives-ouvertes.fr/hal-00014939

K. S. Trivedi and M. D. Ercegovac, On-line Algorithms for Division and Multiplication, IEEE Transactions on Computers, C?, vol.26, issue.7, 1977.

S. Vassiliadis, M. Zhang, and J. G. Delgado-frias, Elementary Function Generators for Neural-Network Emulators, IEEE Transactions on Neural Networks, vol.11, issue.6, pp.1438-1449, 2000.

I. Unité-de-recherche and . Lorraine, Technopôle de Nancy-Brabois -Campus scientifique 615, rue du Jardin Botanique -BP 101 -54602 Villers-lès-Nancy Cedex (France) Unité de recherche INRIA Rennes : IRISA, Campus universitaire de Beaulieu -35042 Rennes Cedex (France) Unité de recherche INRIA Rocquencourt : Domaine de Voluceau -Rocquencourt -BP 105 -78153 Le Chesnay Cedex (France) Unité de recherche, 2004.

I. De-voluceau-rocquencourt, BP 105 -78153 Le Chesnay Cedex (France) http://www.inria.fr ISSN, pp.249-6399