A. Bouillard and B. Gaujal, Coupling time of a (max,plus) matrix, 2001.
URL : https://hal.archives-ouvertes.fr/inria-00100573

R. Cmar, L. Rijnders, P. Schaumont, S. Vernalde, and I. Bolsens, A methodology and design environment for DSP ASIC fixed-point refinement, ACM/IEEE Design and Test in Europe Conference, 1999.
DOI : 10.1109/date.1999.761133
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.49.6204

B. Dupont-de-dinechin, C. Monat, and F. Rastello, Parallel execution of the saturated reductions, 2001 IEEE Workshop on Signal Processing Systems. SiPS 2001. Design and Implementation (Cat. No.01TH8578), 2001.
DOI : 10.1109/SIPS.2001.957365

F. Dupont-de-dinechin, P. Quinton, S. Rajopadhye, and T. Risset, First Steps in Alpha, 1999.

E. A. Lee, Overview of the ptolemy project, 1999.

S. Gaubert and M. Plus, Methods and applications of (max,+) linear algebra, 1997.
DOI : 10.1007/BFb0023465
URL : https://hal.archives-ouvertes.fr/inria-00073603

S. Kim, A Study on the Fixed-Point Implementation of Digital Signal Algorithms, 1996.

S. Kim and E. A. Lee, Infrastructure for numeric precision control in the Ptolemy environment, Proceedings of the 40th Midwest Symposium on Circuits and Systems, 1997.

M. P. Leong, M. Y. Yeung, C. K. Yeung, C. W. Fu, P. A. Heng et al., Automatic floating to fixed point translation and its application to post-rendering 3D warping, Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines (Cat. No.PR00375), pp.240-248, 1999.
DOI : 10.1109/FPGA.1999.803686
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.53.9327

S. Mahlke, R. Ravindran, M. Schlansker, R. Schreiber, and T. Sherwood, Bitwidth cognizant architecture synthesis of custom hardware accelerators, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.20, issue.11, 2001.
DOI : 10.1109/43.959864

D. Menard and O. Sentieys, Automatic evaluation of the accuracy of fixed-point algorithms, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition, pp.529-535, 2002.
DOI : 10.1109/DATE.2002.998351
URL : https://hal.archives-ouvertes.fr/inria-00482931

M. Pauwels, D. Lanneer, F. Catthoor, G. Goossens, and H. De-man, Models for bit-true simulation and high-level synthesis of DSP applications, [1992] Proceedings of the Second Great Lakes Symposium on VLSI, 1992.
DOI : 10.1109/GLSV.1992.218365

O. Sentieys, J. P. Diguet, and J. L. Philippe, Gaut: a high level synthesis tool dedicated to real time signal processing application, EURO-DAC, 2000.

M. Stephenson, J. Babb, and S. Amarasinghe, Bitwidth analysis with application to silicon compilation, ACM SIGPLAN '2000 Conference on Programming Language Design and Implementation (PLDI), 1999.
DOI : 10.1145/349299.349317

J. Tourreilles, Conception d'Architectures pour Traitement du Signal en Précision Finie, Thèse de doctorat, 1999.

D. Wilde, A LIBRARY FOR DOING POLYHEDRAL OPERATIONS, Parallel Algorithms and Applications, vol.15, issue.3-4, 1993.
DOI : 10.1007/BF02574699
URL : https://hal.archives-ouvertes.fr/inria-00074515

D. Wilde, The Alpha language, Irisa, 1994.
URL : https://hal.archives-ouvertes.fr/inria-00074378

R. , U. De-recherche, I. Lorraine, V. Technopôle-de-nancy-brabois, I. Lès-nancy-unité-de-recherche et al., Campus scientifique, 615 rue du Jardin Botanique Irisa, Campus universitaire de Beaulieu, 35042 RENNES Cedex Unité de recherche INRIA Rhône-Alpes, p.78153, 2004.