Optimal Register Saturation in Acyclic Superscalar and VLIW Codes - Inria - Institut national de recherche en sciences et technologies du numérique Accéder directement au contenu
Rapport Année : 2001

Optimal Register Saturation in Acyclic Superscalar and VLIW Codes

Sid Touati
  • Fonction : Auteur
  • PersonId : 962200

Résumé

In a previous work [TT00], we theoretically studied the register saturation notion in the acyclic data dependence graphs (DDG). It consists in computing the exact maximal number of the registers needed to achieve the computation of the DDGs independently from the schedules. We proved that this problem is NP-complete and we proposed a greedy heuristic to solve it. In this work, we study how to compute the optimal solution using the integer linear programming. Also, new theorems are given to formally prove some of our assertions written in the previous report. We prove also that the problem of reducing the register saturation by introducing new arcs is an NP-hard problem, and we give a method to compute the optimal solution using the integer linear programming.
Fichier principal
Vignette du fichier
RR-4263.pdf (1.11 Mo) Télécharger le fichier
Loading...

Dates et versions

inria-00072324 , version 1 (23-05-2006)

Identifiants

  • HAL Id : inria-00072324 , version 1

Citer

Sid Touati. Optimal Register Saturation in Acyclic Superscalar and VLIW Codes. RR-4263, INRIA. 2001. ⟨inria-00072324⟩
133 Consultations
129 Téléchargements

Partager

Gmail Facebook X LinkedIn More