On digit-recurrence division algorithms for self-timed circuits

Nicolas Boullis 1 Arnaud Tisserand 1
1 ARENAIRE - Computer arithmetic
Inria Grenoble - Rhône-Alpes, LIP - Laboratoire de l'Informatique du Parallélisme
Abstract : The optimization of algorithms for self-timed or asynchronous circuits requires specific solutions. Due to the variable-time capabilities of asynchronous circuits, the average computation time should be optimized and not only the worst case of the signal propagation. If efficient algorithms and implementations are known for asynchronous addition and multiplication, only straightforward algorithms have been studied for division. This paper compares several digit-recurrence division algorithms (speed, area and circuit activity for estimating the power consumption). The comparison is based on simulations of the different operators described at the gate level. This work shows that the best solutions for asynchronous circuits are quite different from those used in synchronous circuits.
Document type :
Reports
Complete list of metadatas

Cited literature [22 references]  Display  Hide  Download

https://hal.inria.fr/inria-00072398
Contributor : Rapport de Recherche Inria <>
Submitted on : Wednesday, May 24, 2006 - 9:51:16 AM
Last modification on : Thursday, February 7, 2019 - 4:47:21 PM
Long-term archiving on : Sunday, April 4, 2010 - 11:05:56 PM

Identifiers

  • HAL Id : inria-00072398, version 1

Collections

Citation

Nicolas Boullis, Arnaud Tisserand. On digit-recurrence division algorithms for self-timed circuits. [Research Report] RR-4221, INRIA. 2001. ⟨inria-00072398⟩

Share

Metrics

Record views

194

Files downloads

410