N. Weste and K. Eshragian, Principles of CMOS VLSI Design, 1993.

R. Manohar and J. Tierno, Asynchronous parallel prefix computation, IEEE Transactions on Computers, vol.47, issue.11, pp.1244-1252, 1998.
DOI : 10.1109/12.736437

F. Cheng, S. Unger, and M. Theobald, Self-timed carry-lookahead adders, IEEE Transactions on Computers, vol.49, issue.7, pp.659-672, 2000.
DOI : 10.1109/12.863035

J. Muller, A. Tisserand, and J. Vincent, Asynchronous sub-logarithmic adders, 1997 IEEE Pacific Rim Conference on Communications, Computers and Signal Processing, PACRIM. 10 Years Networking the Pacific Rim, 1987-1997, pp.515-518, 1997.
DOI : 10.1109/PACRIM.1997.620314
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.46.9454

I. Koren, Computer Arithmetic Algorithms, 1993.

A. Omondi, Computer Arithmetic Systems, Algorithms, Architecture and Implementations, International Series in Computer Science, 1994.

B. Parhami, Computer Arithmetic: Algorithms and Hardware Designs, 2000.

M. Flynn and S. Oberman, Advanced Computer Arithmetic Design, 2001.

S. Oberman and M. Flynn, Division algorithms and implementations, IEEE Transactions on Computers, vol.46, issue.8, pp.833-854, 1997.
DOI : 10.1109/12.609274

T. Williams and M. Horowitz, A zero-overhead self-timed 160-ns 54-b CMOS divider, IEEE Journal of Solid-State Circuits, vol.26, issue.11, pp.1651-1661, 1991.
DOI : 10.1109/4.98986

G. Matsubara, N. Ide, H. Tago, S. Suzuki, and N. Goto, 30-ns 55-b shared radix 2 division and square root using a self-timed circuit, Proceedings of the 12th Symposium on Computer Arithmetic, pp.98-105, 1995.
DOI : 10.1109/ARITH.1995.465371

G. Matsubara and N. Ide, A low power zero-overhead self-timed division and square root unit combining a single-rail static circuit with a dual-rail dynamic circuit, Proceedings Third International Symposium on Advanced Research in Asynchronous Circuits and Systems, pp.198-209, 1997.
DOI : 10.1109/ASYNC.1997.587175

J. Yang, C. Choy, and C. Chan, A self-timed divider using a new fast and robust pipeline scheme, IEEE Journal of Solid-State Circuits, vol.36, issue.6, pp.917-923, 2001.
DOI : 10.1109/4.924854

M. Renaudin, B. Hassan, and A. Guyot, A new asynchronous pipeline scheme: application to the design of a self-timed ring divider, IEEE Journal of Solid-State Circuits, vol.31, issue.7, pp.1001-1013, 1996.
DOI : 10.1109/4.508214
URL : https://hal.archives-ouvertes.fr/hal-00012049

G. Cornetta and J. Cortadella, A multi-radix approach to asynchronous division, Proceedings Seventh International Symposium on Asynchronous Circuits and Systems. ASYNC 2001, pp.25-34, 2001.
DOI : 10.1109/ASYNC.2001.914066

M. Ercegovac and T. Lang, Division and Square-Root Algorithms: Digit-Recurrence Algorithms and Implementations , Kluwer Academic, 1994.

A. Martin, The Limitations to Delay-Insensitivity in Asynchronous Circuits, Sixth MIT Conference on Advanced Research in VLSI, pp.263-278, 1990.
DOI : 10.1007/978-1-4612-4476-9_35

F. De-dinechin and A. Tisserand, Some improvements on mutlipartite tables methods, 15th International Symposium on Computer Arithmetic ARITH15, 2001.

J. Muller, Elementary Functions: Algorithms and Implementation, 1997.
URL : https://hal.archives-ouvertes.fr/ensl-00000008

T. E. Williams, Performance of iterative computation in self-timed rings, Journal of VLSI signal processing systems for signal, image and video technology, vol.6, issue.1-2, pp.17-31, 1994.
DOI : 10.1007/BF02108187

I. Unité-de-recherche and . Lorraine, Technopôle de Nancy-Brabois -Campus scientifique 615, rue du Jardin Botanique -BP 101 -54602 Villers-lès-Nancy Cedex (France) Unité de recherche INRIA Rennes : IRISA, Campus universitaire de Beaulieu -35042 Rennes Cedex (France) Unité de recherche INRIA Rocquencourt : Domaine de Voluceau -Rocquencourt -BP 105 -78153 Le Chesnay Cedex (France) Unité de recherche, 2004.

I. De-voluceau-rocquencourt, BP 105 -78153 Le Chesnay Cedex (France) http://www.inria.fr ISSN, pp.249-6399