

Validation of the Link Layer Protocol of the IEEE-1394 Serial Bus (“FireWire”): an Experiment with E-LOTOS

Mihaela Sighireanu, Radu Mateescu

► **To cite this version:**

Mihaela Sighireanu, Radu Mateescu. Validation of the Link Layer Protocol of the IEEE-1394 Serial Bus (“FireWire”): an Experiment with E-LOTOS. [Research Report] RR-3172, INRIA. 1997. <inria-00073516>

HAL Id: inria-00073516

<https://hal.inria.fr/inria-00073516>

Submitted on 24 May 2006

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L’archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d’enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.

Validation of the Link Layer Protocol
of the IEEE-1394 Serial Bus (“FireWire”):
an Experiment with E-LOTOS

Mihaela Sighireanu, Radu Mateescu

N° 3172

Mai 1997

————— THÈME 1 —————



*R*apport
de recherche

Validation of the Link Layer Protocol of the IEEE-1394 Serial Bus (“FireWire”): an Experiment with E-LOTOS

Mihaela Sighireanu*, Radu Mateescu †

Thème 1 — Réseaux et systèmes
Projet VASY Recherche et Applications

Rapport de recherche n° 3172 — Mai 1997 — 37 pages

Abstract: This paper deals with the description in E-LOTOS of the asynchronous LINK layer protocol of the IEEE-1394 Standard and its verification using model-checking. The E-LOTOS descriptions are based on both the standard and the μ CRL description written by Luttik. The verifications are performed using the CADP (CÆSAR/ALDÉBARAN) toolbox. We translate the E-LOTOS descriptions in LOTOS using the TRAIAN tool, and then we generate the underlying LTS models corresponding to various scenarios using the CÆSAR compiler. We formally express in the ACTL temporal logic the five correctness properties of the LINK layer protocol stated in natural language by Luttik and we verify them on the LTS models using the XTL model-checker. We detect and correct a potential deadlock caused by the ambiguous semantics of the state machines given in the standard, which can be misleading for implementors of the IEEE-1394 protocol.

Key-words: E-LOTOS, Formal methods, Formal description techniques, IEEE-1394, Labelled Transition Systems, LOTOS, Datagram protocol, Protocol engineering, Temporal logic, Validation, Verification.

(Résumé : *tsvp*)

A short version of this report is also available as “Validation of the Link Layer Protocol of the IEEE-1394 Serial Bus (“FireWire”): an Experiment with E-LOTOS”, in Ignac Lovrek, editor, *Proceedings of COST 247 2nd International Workshop on Applied Formal Methods in System Design (Zagreb, Croatia)*, Faculty of Electrical Engineering and Computing of Zagreb, June 1997.

* E-mail: Mihaela.Sighireanu@inria.fr

† E-mail: Radu.Mateescu@inria.fr

Validation du protocole de la couche liaison du bus série IEEE-1394 (“FireWire”) : une expérience avec E-LOTOS

Résumé : Ce rapport présente la description en E-LOTOS de la partie asynchrone du protocole de la couche liaison du standard IEEE-1394 et sa vérification en utilisant l’approche basée sur les modèles (*model-checking*). La description E-LOTOS est basée sur le standard et sur la description écrite en μ CRL par Luttik. Les vérifications sont effectuées en utilisant la boîte à outils CADP (CÆSAR/ALDÉBARAN). La description E-LOTOS est traduite en LOTOS à l’aide de l’outil TRAIAN et les modèles STE sous-jacents sont générés à l’aide du compilateur CÆSAR. Nous avons exprimé en logique temporelle ACTL les cinq propriétés de correction du protocole de la couche liaison formulées en langage naturel par Luttik et nous les avons vérifiées sur les modèles STE à l’aide de l’évaluateur XTL. Nous avons détecté et corrigé un blocage potentiel dû à la sémantique ambiguë des machines d’états données dans le standard qui peut induire en erreur les implémenteurs du protocole IEEE-1394.

Mots-clé : E-LOTOS, IEEE-1394, Ingénierie des protocoles, Logique temporelle, LOTOS, Méthodes formelles, Protocole de couche liaison, Systèmes de transitions étiquetées, Techniques de description formelle, Validation, Vérification.

1 Introduction

The design and development of complex, critical applications such as distributed systems and communication protocols are difficult tasks requiring a careful methodology in order to avoid errors as much as possible.

One approach that proved its usefulness is to use formal verification throughout the design process, by means of specialized tools. For this purpose, the application must be described using an appropriate high-level language like μ CRL¹ [GP90], LOTOS² [ISO88], E-LOTOS³ [Que97], etc. Such descriptions provide a formal, non-ambiguous basis upon which the verification of the desired correctness properties can be attempted.

A verification method that has been extensively studied over the last years, and for which various algorithms and tools have been developed, is *model-checking*. In this approach, the correctness properties are verified on a model automatically generated from the high-level description of the application under design. Although restricted to finite-state systems, model-checking provides a simple, efficient way to detect errors from the early steps of the design process.

This paper deals with the formal description in E-LOTOS and verification by model-checking of the LINK layer protocol for transmission of asynchronous packets, which is part of the “FireWire” high performance serial bus defined in the IEEE-1394 Standard [IEE95].

The paper is organized as follows. Section 2 introduces briefly the LOTOS and E-LOTOS languages. Section 3 gives an informal presentation and an E-LOTOS description of the IEEE-1394 three-layered architecture. Sections 4, 5, 6, and 7 contain informal presentations and E-LOTOS descriptions of the data types, the BUS layer, the LINK layer, and the TRANS layer, respectively. Section 8 introduces the CADP protocol engineering toolbox. Section 9 presents the generation of the LTS models corresponding to the E-LOTOS descriptions. Section 10 describes the verifications performed on these models by means of temporal logic. Section 11 gives some concluding remarks. Finally, Annex A gives the complete E-LOTOS description of data types used in the protocol.

2 The ISO language LOTOS and the E-LOTOS language

LOTOS [ISO88] is a standardized Formal Description Technique intended for the specification of communication protocols and distributed systems. Several tutorials for LOTOS are available, e.g. [BB88, Tur93].

The design of LOTOS was motivated by the need for a language with a high abstraction level and a strong mathematical basis, which could be used for the description and analysis of complex systems. As a design choice, LOTOS consists of two “orthogonal” sub-languages:

The data part of LOTOS is dedicated to the description of data structures. It is based on the well-known theory of algebraic abstract data types [Gut77], more specifically on the ACTONE specification language [dMRV92].

The control part of LOTOS is based on the process algebra approach for concurrency, and appears to combine the best features of CCS [Mil89] and CSP [Hoa85].

¹ *micro* Common Representation Language

² Language Of Temporal Ordering Specification

³ Extended LOTOS

LOTOS has been applied to describe complex systems formally, for example: OSI TP⁴ [ISO92, Annex H], FTAM⁵ basic file protocol [LL95], etc. It has been mostly used to describe software systems, although there are recent attempts to use it for asynchronous hardware description [CGM⁺96].

A number of tools have been developed for LOTOS, covering user needs in the areas of simulation, compilation, test generation and formal verification.

Despite these positive features, a revision of the LOTOS standard has been undertaken within ISO since 1993, because feedback from users indicated that the usefulness of LOTOS is limited by certain characteristics related both to technical capabilities and user-friendliness of the language.

The ISO Committee Draft [Que97], appeared in February 1997, proposes a revised version of LOTOS, named E-LOTOS. Compared to LOTOS, the language defined in [Que97] introduces new features, from which we mention only those used in this case-study:

- Modularity: an E-LOTOS module is a collection of types, functions and/or process definitions, the visibility of which can be controlled by interface declaration; modules may be combined using importation and renaming.
- Data types: types are defined in a functional style; in addition, many useful types are predefined.
- Sequential composition operator: the action prefix, enabling, and ‘accept’ operators of LOTOS have been substituted with a new, simpler sequential composition operator.
- ‘If-then-else’ operator: to express conditional constructs, an explicit ‘if-then-else’ operator was introduced instead of guarded commands combined with choice.
- Imperative features: to allow an imperative-like programming style, write-once variables as well as functions and processes with in/out parameters have been introduced. These features try to align E-LOTOS notations with standard programming languages.
- Gate typing: gates must be explicitly typed [Gar95].

This case-study is based on a version of E-LOTOS proposed in [SG96], which is slightly different from the Committee Draft one. The main differences are: (a) instead of record subtyping and anonymous records, we use named records and overloading of functions and constructors; (b) the shorthand notation ‘...’ can be used in a process instantiation to elide the actual gate parameters when they are identical to the formal ones defined in the corresponding process declaration; (c) although [Que97] introduces quantitative time, the fragment of E-LOTOS we consider here is untimed.

To our knowledge, at the present time, there exists only one realistic experiment with E-LOTOS, namely the description of the ODP trader computational viewpoint [ISO95] given in [Que97]. Thus, the case-study presented here can be considered as a pioneering attempt at using E-LOTOS for the description and verification of a real application.

Since E-LOTOS is currently under balloting within ISO, there are no tools for E-LOTOS available yet. A straightforward approach is to translate E-LOTOS programs in LOTOS, and then use the existing tools dedicated to LOTOS. For this case-study, we used the TRAIAN tool [Viv97], a prototype translator from E-LOTOS to LOTOS, and the CADP (CÆSAR/ALDÉBARAN) toolbox [FGK⁺96], which provides state-of-the-art verification features.

⁴Distributed Transaction Processing

⁵File Transfer, Access and Management

3 The IEEE-1394 architecture

The IEEE’s Microcomputer Standards Committee started to work in 1986 on the unification of several serial buses such as VME, MULTIBUS II, and FUTURE BUS. This effort led to a new serial bus protocol defined in the IEEE-1394 Standard [IEE95].

We summarize below some important features of this protocol. An extended presentation is given in [Lut97]. The IEEE-1394 architecture involves n nodes (addressable entities that run their own part of the protocol) connected by a serial line (referred to as the CABLE in the sequel). On each node the IEEE-1394 protocol consists of three stacked layers:

- The upper layer, or *transaction layer* (referred to as TRANS), implements the request-response protocol required to conform to the standard Control and Status Register Architecture for Microcomputer Buses [ANS94]. It provides the applications running on the node with read, write, and lock transaction services.
- The middle layer, or *link layer* (referred to as LINK), provides an acknowledged datagram service to the transaction layer. It handles all packet transmission and reception, as well as cycle control for isochronous channels.
- The lower layer, or *physical layer* (referred to as PHY), provides the initialization and arbitration services necessary to ensure that only one node at a time is sending data. It also converts the serial bus data streams and electrical signals to those required by the LINK layer.

In the sequel, we denote by BUS the PHY layer together with the CABLE.

According to [IEE95], there is also a so-called ‘Node Controller’, which provides facilities for timeout control and reset procedures for all the three layers above. As in [Lut97], we leave these facilities out of our E-LOTOS specification.




Figure 1: The Serial Bus architecture

The architecture of the IEEE-1394 serial bus is depicted on Figure 1 and described by the E-LOTOS specification module `IEEE_1394` below. This module includes (using the `import` clause) the modules

defining the data types (DATA), the BUS layer (BUS), the LINK layer (LINK), and the TRANS layer (TRANS). It declares the set of typed gates corresponding to the interfaces of the three layers, and to the actions of the BUS layer (`arbresgap` and `losesignal`). The entities depicted on Figure 1 are represented by E-LOTOS processes evolving in parallel. Each node consists of a `Trans` and `Link` processes running in parallel and synchronizing by means of four gates: `LDreq`, `LDcon`, `LDind`, and `LDres`. The set of `n` nodes (indexed from 0 to `n-1`) is synchronized with the `Bus` process by means of five gates: `PDind`, `PDreq`, `PAcon`, `PAreq`, and `PCind`. Note the use of the shorthand notation ‘...’ in place of the actual list of gates in the instantiations of the `Bus`, `Link`, and `Trans` processes.

```

specification IEEE_1394 import DATA, BUS, LINK, TRANS is
  gates LDreq: LDreqType, LDcon: LDconType,
        LDind: LDindType, LDres: LDresType,
        PDind: PDindType, PDreq: PDreqType,
        PAcon: PAconType, PAreq: PAreqType,
        PCind: Nat, arbresgap, losesignal: none
  behaviour
    (
      (
        Trans [...] (n, 0)
        |[LDreq, LDcon, LDind, LDres]|
        Link [...] (n, 0)
      )
    |||
    ...
    |||
    (
      (
        Trans [...] (n, n-1)
        |[LDreq, LDcon, LDind, LDres]|
        Link [...] (n, n-1)
      )
    )
    |[PDind, PDreq, PAcon, PAreq, PCind]|
    Bus [...] (n)
  endspec

```

The following sections refine this top-level architecture by describing the data types used in the protocol and the `Bus`, `Link`, and `Trans` processes.

4 The data types

The E-LOTOS data types used in the protocol are grouped into the `DATA` module whose detailed description is given in Annex A. Here we give only an informal description of these data types:

- `Nat` and `Bool` are the E-LOTOS predefined types for natural numbers and booleans.
- `ACK`, `DATA`, and `HEADER` are enumerated types, representing the acknowledgement, data, and header part of the packets; `BOC` and `PHY_AREQ` are enumerated types, representing the bus occupancy control code (which may be `hold`, `release`, or `no_op`) and the physical acknowledge request code (which may be `fair` or `immediate`).

- **SIGNAL** is a union type modeling the data packet components⁶ and the control signals traveling over the BUS.
- **SIG_TUPLE** is the type of buffer used by the LINK of each node; it denotes either a quadruple of signals, or an empty buffer (value `void`).
- **LIN_DIND** is a union type used to attach an indication attribute to the data packets received by TRANS.
- **BoolTABLE** is a list of n natural-boolean pairs, implementing a boolean array indexed by the node identifiers.
- To each gate, we attach a tuple type whose fields correspond to the values exchanged during the rendezvous.

In our E-LOTOS specification of the protocol, the domain of `Nat` is limited to the interval $0..n$, where n is the number of nodes connected to the BUS. All other data types are finite.

We must underline here the conciseness of the E-LOTOS data language: the data types of the protocol are described in four pages of E-LOTOS instead of seven pages of algebraic data types in the μCRL description given in [Lut97].

5 The BUS layer behaviour

In order to model the interactions between the LINK layers of several nodes, we translated in E-LOTOS the μCRL descriptions of the external behaviour of BUS given in [Lut97]. The BUS layer has two primary functions: arbitration of LINKS accesses to the CABLE (by means of `PAreq` actions) and transmission/receipt of signals (by means of `PDreq` and `PDind` actions).

The arbitration protocol implemented by the BUS is based on the concept of *fairness interval*, illustrated on Figure 2.




Figure 2: The structure of the fairness interval

During a fairness interval, each LINK may send at most one asynchronous data packet over the BUS, but it can send several acknowledgement packets. The time needed for the transmission of a data packet followed by a (possibly empty) sequence of acknowledgement packets is called *subaction*. A fairness interval may contain one or more subactions delimited by “subaction gap” (`subactgap`) signals sent by the BUS. The fairness intervals are delimited by “arbitration request gap” (`arbresgap`)

⁶According to the IEEE-1394 Standard, the packets are transmitted over the BUS serially, one bit at a time. However, to obtain a more concise description, we model with signals the bit sequences corresponding to the same packet component.

signals sent by the BUS. An `arbresgap` signal is emitted when, after some subactions, the BUS has been idle for a specific amount of time.

The transmission protocol we describe below considers an unreliable communication medium (i.e., the signals may be corrupted or lost).

The BUS behaviour is defined by the E-LOTOS module `BUS`. According to [Lut97], we represent each state of the BUS protocol by an E-LOTOS process parameterized (at least) by the total number of nodes `n`. To improve readability, we use the `<<Bus gates>>` shorthand notation for the following list of typed gates: `PDind: PDindType`, `PDreq: PDreqType`, `PAcon: PAconType`, `PAreq: PAreqType`, `PCind: Nat`, `arbresgap: none`, `losesignal: none`.

```

module BUS import DATA is
  process Bus [<<Bus gates>>] (n: Nat) : noexit is
    BusIdle [...] (n, init (n))
  endproc
  (* ... other Bus processes *)
endmod

```

Idle state Initially, BUS is idle (state `BusIdle`). The parameter `n` denotes the number of LINKS connected to the BUS. The parameter `t` is a boolean table recording the accesses of LINKS during a fairness interval. For each LINK `j`, the corresponding entry `t[j]` is true if the LINK `j` accessed the BUS during the current fairness interval and false otherwise. At the beginning of each fairness interval, all the entries of the table `t` are set to false using the function `init`.

Every time an arbitration request with parameter `fair` is received from some LINK, BUS checks whether the LINK accessed it during the present fairness interval⁷; if not, BUS grants access to the requesting LINK by means of the `PAcon` action with parameter `won` and evolves into the `BusBusy` state.

```

process BusIdle [<<Bus gates>>] (n: Nat, t: BoolTABLE) : noexit is
  local id: Nat, astat: PHY_AREQ in
    PAreq (?id, ?astat) [id lt n];
    if (get (id, t) = false) then
      PAcon (!id, !won);
      BusBusy [...] (n, invert (id, t), init (n), init (n), id)
    else
      PAcon (!id, !lost);
      BusIdle [...] (n, t)
    endif
  endloc
  []
  if not (zero (t)) then
    arbresgap;
    BusIdle [...] (n, init (n))
  endif
endproc

```

⁷Here, unlike the μ CRL description, we merge `BusIdle` and `DecideIdle` into the same process `BusIdle`.

Busy state In the `BusBusy` state, `BUS` is accessed by a `LINK` whose identifier is given by the `busy` parameter. Beside the boolean table `t`, which records the `LINKS` accesses, there are two other boolean table parameters: `next` and `default`, with all entries initialized to false. The `next` table records the `LINKS` having issued an immediate arbitration request (`PAreq` action with parameter `immediate`). The `default` table records the `LINKS` having received a corrupted destination signal; for these `LINKS`, the checksum of the header signal (which follows the destination signal) has to be invalidated by the `BUS` (see the `Distribute` state).

In the `BusBusy` state, the `BUS` may still accept fair arbitration requests from `LINKS` (`PAreq` actions with parameter `fair`), but sends negative responses to requesters (`PAcon` action with parameter `lost`).

If a `LINK` asks for immediate arbitration, the `BUS` records its request in the `next` table and will send the confirmation as soon as the busy node will release the `BUS`.

The busy `LINK` transmits its data packet by splitting it into six signals (i.e., `Start`, destination header, destination, header, data, and `End` signals) and sending them sequentially to the `BUS` upon clock indications (`PCind` actions). Then, the `BUS` distributes these signals to all the other `LINKS` (state `Distribute`).

As soon as the busy `LINK` terminates the transmission of its data packet (modeled by setting the `busy` parameter to `n`), the `BUS` checks the `next` table to send the confirmations to all the `LINKS` having issued an immediate arbitration request (state `Resolve`). If the `next` table has all its entries set to false, the `BUS` indicates the end of the current subaction to all the `LINKS` by sending a subaction gap signal (state `SubactionGap`) and returns to state `BusIdle` afterwards.

```

process BusBusy [<<Bus gates>>] (n: Nat, t, next, default: BoolTABLE, busy: Nat)
  : noexit
is
  local j: Nat in
    PAreq (?j, !fair) [j lt n];
    PAcon !j !lost;
    BusBusy [...] (n, t, next, default, busy)
  endloc
  []
  local j: Nat in
    PAreq (?j, !immediate) [not (get (j,next)) and (j lt n)];
    BusBusy [...] (n, t, invert (j, next), default, busy)
  endloc
  []
  if (busy lt n) then
    local p: SIGNAL in
      PCind !busy;
      PDreq (!busy, ?p);
      Distribute [...] (n, t, next, default, busy, p, 0)
    endloc
  elseif zero (next) then
    SubactionGap [...] (n, t, 0)
  else
    Resolve [...] (n, t, next, 0)
  endif
endproc

```

```

process SubactionGap [<<Bus gates>>] (n: Nat, t: BoolTABLE, j: Nat) : noexit is
  if (j = n) then
    BusIdle [...] (n, t)
  else
    PDind (!j, !subactgap);
    SubactionGap [...] (n, t, succ (j))
  endif
endproc

```

Distribute state In the `Distribute` state, `BUS` iterates over all `LINKS` except the busy one. To each `LINK` (identified by the parameter `j`), `BUS` delivers the signal (parameter `p`) previously sent by the busy `LINK`.

The signal `p` may be distributed correctly or, due to the unreliable communication medium, it may be corrupted or lost. However, the signal `p` must be corrupted (or lost) if it is a header signal and the current `LINK` `j` is recorded in the `default` table (meaning that the `LINK` has previously received a corrupted destination signal). The unreliable communication medium is modeled in the following way:

- The corruption of destination signals is modeled by changing their values; in this case, the current `LINK` `j` is recorded into the `default` table.
- The corruption of header, data, and acknowledgement signals is modeled by setting the `crc` field of these signals to `bottom`.
- The loss of header, data, and acknowledgement signals is modeled by a `losesignal` action.
- The corruption of data signals by modification of their length is modeled by immediately sending a `Dummy` signal after the data signal.

At any moment of the distribution, `BUS` may accept an immediate arbitration request of the current `LINK` `j`, which is recorded into the `next` table.

After the current signal `p` is distributed to all `LINKS` (`j` becomes equal to `n`), `BUS` evolves into the `BusBusy` state, where it awaits another signal to be distributed. If the current signal `p` is `End`, which indicates the termination of the asynchronous packet, the parameter `busy` is set to `n`.

```

process Distribute [<<Bus gates>>]
  (n: Nat, t, next, default: BoolTABLE, busy: Nat, p: SIGNAL, j: Nat)
  : noexit
is
  if (j = busy) then
    Distribute [...] (n, t, next, default, busy, p, succ (j))
  elseif (j lt n) and (j ne busy) then
    if not (is_header (p) and get (j, default)) then
      PDind (!j, !p);
      Distribute [...] (n, t, next, default, busy, p, succ (j))
    endif
  []
  if is_dest (p)
    choice ?dest: Nat []
  endif
endproc

```

```

        PDind (!j, !sig (destsig (dest)));
        Distribute [...] (n, t, next, invert (j, destfault),
            busy, p, succ (j))
    endch
elseif is_header (p) or (is_data (p) or is_ack (p)) then
    PDind (!j, !corrupt (p));
    Distribute [...] (n, t, next, destfault, busy, p, succ (j))
[]
losesignal;
    Distribute [...] (n, t, next, destfault, busy, p, succ (j))
endif
[]
if is_data (p) then
    PDind (!j, !p);
    PDind (!j, !Dummy);
    Distribute [...] (n, t, next, destfault, busy, p, succ (j))
endif
[]
PAreq (!j, !immediate) [not (get (j, next))];
    Distribute [...] (n, t, invert (j, next), destfault, busy, p, j)
else (* not (j lt n) *)
    case p is
        End -> BusBusy [...] (n, t, next, destfault, n)
        | any -> BusBusy [...] (n, t, next, destfault, busy)
    endcase
endif
endproc

```

Resolve states The BUS sends a winning arbitration confirmation (PAcon action with parameter won) and a clock indication to all LINKS that issued an immediate arbitration request.

Then, it evolves into the **Resolve2** state, which is intended to avoid conflicting situations in which several LINKS would have control over the BUS: as long as there are more than one LINKS recorded into the next table, BUS accepts only End signals from these LINKS, and eliminates them from the next table. If the remaining LINK sends an End signal, BUS evolves into the **SubactionGap** state; otherwise BUS delivers the signal to the other LINKS by moving into the **Distribute** state.

```

process Resolve [<<Bus gates>>] (n: Nat, t, next: BoolTABLE, j: Nat) : noexit is
    if (j lt n) then
        if (get (j, next) = true) then
            PAcon (!j, !won);
            PCind !j;
            Resolve [...] (n, t, next, succ (j))
        else
            Resolve [...] (n, t, next, succ (j))
        endif
    else
        Resolve2 [...] (n, t, next)
    endif
endproc

```

```

process Resolve2 [<<Bus gates>>] (n: Nat, t, next: BoolTABLE) : noexit is
  if more (next) then
    local j: Nat in
      PDreq (?j, !End) [get (j, next) and (j lt n)];
      Resolve2 [...] (n, t, invert (j, next))
    endloc
  else
    local j: Nat, p: SIGNAL in
      PDreq (?j, ?p) [j lt n];
      case p is
        End -> SubactionGap [...] (n, t, 0)
        | any -> Distribute [...] (n, t, init (n), init (n), j, p, 0)
      endcase
    endloc
  endif
endproc

```

6 The LINK layer behaviour

The LINK layer protocol is designed to transmit data packets over an unreliable medium, by splitting them in *signals* that are sent sequentially, asynchronously or isochronously. In this case-study we consider only the asynchronous part of the LINK protocol.

The asynchronous LINK protocol provides transmission of a data packet to a precise node or to all nodes (by broadcast). The protocol is similar to an “acknowledged datagram” protocol, since each transmission is one-way and needs a confirmation.

According to [Lut97], we represent each state of the LINK protocol by an E-LOTOS process having (at least) three value parameters: the total number of nodes connected to the BUS, the identification number of its node, and a buffer that may contain one asynchronous packet.

The LINK protocol has three main modes: a *send* mode, a *receive* mode, and a *send acknowledge* mode. From its initial state, LINK can evolve into send or receive modes. In the send mode, after transmitting a packet, LINK waits for an acknowledgement (if the packet is not a broadcast), then returns to its initial state. In the receive mode, LINK indicates to TRANS the receipt of a packet. If the packet is not a broadcast, LINK waits for a confirmation from TRANS containing the type of the acknowledgement to be sent and a control code. After sending the acknowledgement, if the control code indicates that TRANS asks to send an immediate response (*concatenated response* mode of TRANS), LINK evolves into the send mode; if TRANS asks to defer the response (*split response* mode of TRANS), LINK returns to its initial state.

The dependences between the LINK modes together with the collection of processes implementing the states of each mode are shown on Figure 3.

In the remainder of this Section, we give an E-LOTOS description of the initial state and the three modes of LINK. This description is based on the μ CRL description given in [Lut97], the state machine depicted in [IEE95, Figure 6-19, Page 174], and the explanatory text of the IEEE-1394 standard.




Figure 3: The LINK behaviour

Initial State Initially, LINK is in the state Link0 and has an empty buffer represented by the ‘void’ value; it can receive either a packet from TRANS on the LDreq gate, or an indication of a packet arrival from BUS on the PDind gate.

In the former case, LINK constructs the packet from the parameters received and puts it in its buffer. The buffer being no longer empty, LINK tries to gain access to BUS by sending a fair arbitration request (PAreq action with parameter fair) and waits for BUS arbitration response. If BUS responds positively (PAcon action with parameter won), LINK evolves into the send mode (state Link2req). If a negative response is received (PAcon action with parameter lost), LINK returns to its initial state Link0⁸.

In the latter case, if the signal received is Start, LINK enters into the receive mode (state Link4); otherwise LINK ignores the signal and returns to its initial state.

The E-LOTOS processes corresponding to the initial state of LINK are given in the E-LOTOS module below. Compared to LOTOS, the main differences are:

- The gates of LINK are explicitly typed. To improve readability, in this Section we use the shorthand notation <<Link gates>> for the following list of typed gates: LDreq: LDreqType, LDcon: LDconType, LDind: LDindType, LDres: LDresType, PDreq: PDreqType, PDind: PDindType, PAreq: PAreqType, PAcon: PAconType, PCind: Nat.
- The scope of variables is made explicit using ‘local’ statements.
- The equality function ‘=’ is built-in, rather than user-defined.

```

module LINK import DATA is
  process Link [<<Link gates>>] (n, id: Nat) : noexit is
    Link0 [...] (n, id, void)
  endproc

  process Link0 [<<Link gates>>] (n, id: Nat, buf: SIG_TUPLE) : noexit is
    if is_void (buf) then
      local var dest: Nat, h: HEADER, d: DATA in

```

⁸Here, unlike the μ CRL description, we merge Link0 and Link1 into the same process Link0.


```

        LDreq (!id, ?dest, ?h, ?d);
        Link0 [...] (n, id, quadruple (dhead, sig (destsig (dest)),
                                       sig (headersig (c, crc (c))),
                                       sig (datasig (d, crc (d)))))
    endloc
else
    PAreq (!id, !fair);
    (
        PAcon (!id, !won);
        Link2req [...] (n, id, buf)
    []
        PAcon (!id, !lost);
        Link0 [...] (n, id, buf)
    )
endif
[]
local var p: SIGNAL in
    PDind (!id, ?p);
    if (p = Start) then
        Link4 [...] (n, id, buf)
    else
        Link0 [...] (n, id, buf)
    endif
endloc
endproc
(* ... other Link processes *)
endmod

```

Send Mode Being granted the access to BUS, LINK responds to every clock indication received on the PCind gate by sending a signal. The packet transmission begins with a **Start** signal, followed by the data packet — split up into four signals: destination header signal, destination signal, header signal, and data signal — and the termination signal **End**. Depending on whether the packet sent was a broadcast packet or an asynchronous packet (this can be determined from the destination field of the packet), LINK either confirms to TRANS (on the LDcon gate) that a broadcast packet was sent properly and returns to its initial state, or goes to state Link3 and waits for an acknowledgement packet.

```

process Link2req [<<Link gates>>] (n, id: Nat, buf: SIG_TUPLE) : noexit is
    PCind !id; PDreq (!id, !Start);
    PCind !id; PDreq (!id, !buf.dh);
    PCind !id; PDreq (!id, !buf.dest);
    PCind !id; PDreq (!id, !buf.header);
    PCind !id; PDreq (!id, !buf.data);
    PCind !id; PDreq (!id, !End);
    if (getdest (buf.dest) = n) then
        LDcon (!id, !broadsent);
        Link0 [...] (n, id, void)
    else
        Link3 [...] (n, id, void)
    end
end

```

```

    endif
endproc

```

Notice here the use of E-LOTOS built-in field projection ‘.’ to access the packet fields (e.g., `buf.dest` gives the destination field of the buffer), rather than using user-defined selection functions (as in LOTOS and μ CRL).

The acknowledgement packet must arrive within some specific amount of time: if a “subaction gap” signal occurs before an acknowledgement with a valid checksum has been entirely received, then LINK will act as if the acknowledgement was missing. The acknowledgement packet begins with a `Start` signal, possibly preceded by any number of `Prefix` signals. When the `Start` signal arrives, LINK evolves into the `Link3RA` (“Receive Acknowledge”) state.

```

process Link3 [<<Link gates>>] (n, id: Nat, buf: SIG_TUPLE) : noexit is
  local var p: SIGNAL in
    PDind (!id, ?p);
    if (p = Prefix) then
      Link3 [...] (n, id, buf)
    elsif (p = Start) then
      Link3RA [...] (n, id, buf)
    elsif (p = subactgap) then
      LDcon (!id, !ackmiss);
      Link0 [...] (n, id, buf)
    else
      LDcon (!id, !ackmiss);
      LinkWSA [...] (n, id, buf, n)
    endif
  endloc
endproc

```

In the state `Link3RA`, upon receipt of a data signal (i.e., not a control one), LINK goes into the `Link3RE` (“Receive End”) state, where it awaits the terminating signal `End`, checks its validity and sends an “acknowledgement received” confirmation (`LDcon` action with parameter `ackrec`) to `TRANS`. However, if anything goes wrong, LINK sends an “acknowledgement missing” confirmation (`LDcon` action with parameter `ackmiss`) to `TRANS`. Either in case of failure or success, LINK must wait for a “subaction gap” indication from `BUS`, before returning to its initial state (see the `LinkWSA` state).

```

process Link3RA [<<Link gates>>] (n, id: Nat, buf: SIG_TUPLE) : noexit is
  local var a: SIGNAL in
    PDind (!id, ?a);
    if (a = subactgap) then
      LDcon (!id, !ackmiss);
      Link0 [...] (n, id, buf)
    elsif is_physig (a) then
      LDcon (!id, !ackmiss);
      LinkWSA [...] (n, id, buf, n)
    else
      Link3RE [...] (n, id, buf, a)
    endif
  endloc
endproc

```

```

process Link3RE [<<Link gates>>] (n, id: Nat, buf: SIG_TUPLE, a: SIGNAL) : noexit
is
  local var e: SIGNAL in
    PDind (!id, ?e);
    if valid_ack (a) and ((e = End) or (e = Prefix)) then
      LDcon (!id, !ackrec (getack (a)))
    else
      LDcon (!id, !ackmiss)
    endif;
    if (e = subactgap) then
      Link0 [...] (n, id, buf)
    else
      LinkWSA [...] (n, id, buf, n)
    endif
  endloc
endproc

```

Note the use of the sequential composition operator ‘;’ of E-LOTOS, which allows a more concise description than the ‘>>’ and ‘accept’ operators of LOTOS.

Receive Mode When receiving a **Start** signal, **LINK** expects an asynchronous packet to be transmitted by another node via **BUS**. As mentioned already for the send mode, the asynchronous packet consists of exactly four signals, and **LINK** must receive two signals (on the **PDind** gate) before determining whether the packet is addressed to itself or to another **LINK**. If anything goes wrong, it waits for the next “subaction gap” signal (see the **LinkWSA** state) and returns to its initial state afterwards.

```

process Link4 [<<Link gates>>] (n, id: Nat, buf: SIG_TUPLE) : noexit is
  local var dh: SIGNAL in
    PDind (!id, ?dh);
    if (dh = subactgap) then
      Link0 [...] (n, id, buf)
    elsif is_physig (dh) then
      LinkWSA [...] (n, id, buf, n)
    else
      Link4DH [...] (n, id, buf)
    endif
  endloc
endproc

```

If the second signal received on the **PDind** gate is a destination signal, then **LINK** must check whether the incoming packet is either (a) a packet addressed to itself, (b) a broadcast packet, or (c) a packet destined to another node. In the case (a), it must notify the **BUS** (by means of a **PAreq** action with parameter **immediate**) that it wants access as soon as the packet has been entirely received, in anticipation of sending the acknowledgement. Broadcast packets should not be acknowledged, so in the case (b) no such request is needed. In both cases, **LINK** evolves into the state **Link4RH** (“Receive Header”), keeping as parameter the destination of the packet. In the case (c), the packet is not addressed to this **LINK**, so it is ignored: the **LINK** will return to its initial state after waiting for a “subaction gap” signal (see the **LinkWSA** state).

```

process Link4DH [<<Link gates>>] (n, id: Nat, buf: SIG_TUPLE) : noexit is
  local var dest: SIGNAL in
    PDind (!id, ?dest);
    if is_dest (dest) and (getdest (dest) = id) then
      PAreq (!id, !immediate)
    endif;
    if is_dest(dest) and ((getdest(dest) = id) or (getdest(dest) = n)) then
      Link4RH [...] (n, id, buf, getdest (dest))
    elsif (dest = subactgap) then
      Link0 [...] (n, id, buf)
    else
      LinkWSA [...] (n, id, buf, n)
    endif
  endloc
endproc

```

The third signal on the PDind gate is expected to be a header signal (see the Link4RH state), and the fourth signal should be a data signal (see the Link4RD state).

```

process Link4RH [<<Link gates>>] (n, id: Nat, buf: SIG_TUPLE, dest: Nat)
  : noexit
is
  local var h: SIGNAL in
    PDind (!id, ?h);
    if valid_hpart (h) then
      Link4RD [...] (n, id, buf, dest, h)
    else
      LinkWSA [...] (n, id, buf, dest)
    endif
  endloc
endproc

process Link4RD [<<Link gates>>] (n, id: Nat, buf: SIG_TUPLE,
  dest: Nat, h: SIGNAL) : noexit
is
  local var d: SIGNAL in
    PDind (!id, ?d);
    if is_data (d) then
      Link4RE [...] (n, id, buf, dest, h, d)
    else
      LinkWSA [...] (n, id, buf, dest)
    endif
  endloc
endproc

```

If the packet is correctly terminated by an End or a Prefix signal, then it is indicated to TRANS either as a broadcast packet (state Link4BRec) or as a packet addressed to this node (state Link4DRec). In both cases, the data checksum is verified. In the second case, the packet has to be acknowledged, so when BUS becomes free (signaled by a PAcon action with parameter won), LINK evolves into its “send acknowledge mode” (state Link5).

Any deviation of the above behaviour will cause LINK to ignore the entire packet; it goes into the LinkWSA state (see below) where it waits for a “subaction gap” signal.

```

process Link4RE [<<Link gates>>] (n, id: Nat, buf: SIG_TUPLE,
    dest: Nat, h, d: SIGNAL) : noexit
is
  local var e: SIGNAL in
    PDind (!id, ?e);
    if ((e = End) or (e = Prefix)) then
      if (dest = id) then
        Link4DRec [...] (n, id, buf, h, d)
      else
        Link4BRec [...] (n, id, buf, h, d)
      endif
    else
      LinkWSA [...] (n, id, buf, dest)
    endif
  endloc
endproc

process Link4DRec [<<Link gates>>] (n, id: Nat, buf: SIG_TUPLE, h, d: SIGNAL)
    : noexit
is
  if (getdcrc (d) = check) then
    LDind (!id, !good (gethead (h), getdata (d)))
  else
    LDind (!id, !dcrc_err (gethead (h)))
  endif;
  PAcon (!id, !won);
  Link5 [...] (n, id, buf)
endproc

```

When a broadcast is received by LINK, a link data indication (LDind action) is signaled to TRANS, and LINK returns to its initial state. We will see later that this behaviour (which follows strictly the state machine given in [IEE95, page 174] and the μ CRL description of [Lut97]) is erroneous.

```

process Link4BRec [<<Link gates>>] (n, id: Nat, buf: SIG_TUPLE, h, d: SIGNAL)
    : noexit
is
  if (getdcrc (d) = check) then
    LDind (!id, !broadrec (gethead (h), getdata (d)))
  endif;
  Link0 [...] (n, id, buf)
endproc

```

Send acknowledge mode While waiting for TRANS to respond to a packet indication, LINK keeps BUS into the “busy” state by sending a `Prefix` signal on every clock indication. Upon receipt on the LDres gate of a proper acknowledgement from TRANS (together with an extra `release` or `hold` parameter), LINK evolves into the state `Link6`.

```

process Link5 [<<Link gates>>] (n, id: Nat, buf: SIG_TUPLE) : noexit is
  local var a: ACK, b: BOC in
    LDres (!id, ?a, ?b);
    Link6 [...] (n, id, buf, sig (acksig (a, crc (a))), b)
  endloc
  []
  PCind !id;
  PDreq (!id, !Prefix);
  Link5 [...] (n, id, buf)
endproc

```

In both `release` and `hold` cases, the acknowledgement is sent. If `TRANS` indicates that no concatenated response is requested (`release`), `LINK` releases the `BUS` and go to its initial state `Link0`. If a concatenated response is requested, `LINK` holds the `BUS` by responding to clock indications with a `Prefix` signal (see state `Link7`).

```

process Link6 [<<Link gates>>] (n, id: Nat, buf: SIG_TUPLE,
  p: SIGNAL, b: BOC) : noexit
is
  PCind !id; PDreq (!id, !Start);
  PCind !id; PDreq (!id, !p);
  PCind !id;
  if (b = release) then
    PDreq (!id, !End);
    Link0 [...] (n, id, buf)
  else
    PDreq (!id, !Prefix);
    Link7 [...] (n, id, buf)
  endif
endproc

```

Since `LINK` already has control over `BUS`, upon receipt of a packet from the `TRANS` via `LDreq`, it may evolve into the send mode (state `Link2resp`) immediately.

```

process Link7 [<<Link gates>>] (n, id: Nat, buf: SIG_TUPLE) : noexit is
  PCind !id;
  PDreq (!id, !Prefix);
  Link7 [...] (n, id, buf)
  []
  local var dest: Nat, h: HEADER, d: DATA in
    LDreq (!id, ?dest, ?h, ?d);
    Link2resp [...] (n, id, buf, quadruple (dhead, sig (destsig (dest)),
      sig (headersig (c, crc (c))),
      sig (datasig (d, crc (d))))))
  endloc
endproc

```

The state `Link2resp` differs from the state `Link2req` only by the presence of a non-void buffer, which buffer has to be transmitted into the next fairness interval.

In the `LinkWSA` state, `LINK` awaits either a “subaction gap” signal from `BUS` and then evolves into its initial state, or a `BUS` indication of access granted. This access is due to the immediate arbitration

request of LINK. Therefore, if the destination signal indicates that the packet was meant for this LINK, the arbitration confirmation must be received and BUS control must be terminated immediately by sending an End signal.

```

process LinkWSA [<<Link gates>>] (n, id: Nat, buf: SIG_TUPLE, dest: Nat) : noexit
is
  loop in
    local var p: SIGNAL in
      PDind (!id, ?p);
      if (p = subactgap) then
        break
      endif
    endloc
  []
  if (dest = id) then
    PAcon (!id, !won);
    PCind !id; PDreq (!id, !End);
    break
  endif
endloop;
Link0 [...] (n, id, buf)
endproc

```

Notice the use of the breakable ‘loop’ construct of E-LOTOS instead of recursive processes as in LOTOS.

7 The TRANS layer behaviour

In order to verify the LINK layer protocol, we had to specify the external behaviour of TRANS w.r.t. LINK, although it was not formalized in [Lut97]. Our description of the TRANS behaviour is based on the state machine diagrams and informal explanation given in [IEE95].

For each node, the TRANS layer provides read, write and lock transactions to the application running on the node. Transactions use four service primitives of the LINK layer, following to the OSI connection establishment diagram (shown in Figure 4): (1) *Request* (performed on the LDreq gate) is used by a TRANS requester to start the transaction; (2) *Indication* (performed on the LDind gate) is used to notify the TRANS responder of an incoming request; (3) *Response* (performed on the LDres gate) is used by the TRANS responder to return status or data to the TRANS requester; (4) *Confirmation* (performed on the LDcon gate) is used to notify the TRANS requester of the arrival of the corresponding response.

At any time, the TRANS entity of a node can process outgoing (request) and incoming (response) transactions. The TRANS behaviour is defined by the E-LOTOS module below. The requester (*TransReq*) and the responder (*TransRes*) processes, which handle the outgoing and incoming transactions, respectively, evolve in parallel and synchronize on the LDreq gate. To improve readability, we use the <<Trans gates>> shorthand notation for the following list of typed gates: LDreq: LDreqType, LDcon: LDconType, LDind: LDindType, LDres: LDresType. Each process is parameterized by the total number of nodes *n* and the identification number of its node *id*.




Figure 4: The LINK services offered to TRANS

```

module TRANS import DATA is
  process Trans [<<Trans gates>>] (n, id: Nat) : noexit is
    TransReq [...] (n, id)
    | [LDreq] |
    TransRes [...] (n, id)
  endproc
  (* ... processes TransReq and TransRes *)
endmod

```

In the remainder of this Section, we present the `TransReq` and `TransRes` processes, considering only the part of the TRANS behaviour that is relevant w.r.t. the LINK.

Request transaction When beginning an outgoing transaction, the TRANS requester sends a data request to the LINK on the `LDreq` gate. The request consists of a destination node identifier (`dest`), a header (`h`), and a data (`d`). Then, the requester waits for a confirmation on the `LDcon` gate, which can indicate either a broadcast completion (`broadsent`), or an acknowledgement of the request (`ackrec`), or a negative acknowledgement (`ackmiss`). In all cases, it returns to its initial state afterwards.

```

process TransReq [<<Trans gates>>] (n, id: Nat) : noexit is
  loop forever var dest: Nat, h: HEADER, d: DATA in
    LDreq (!id, ?dest, ?h, ?d) [dest le n];
    (
      if (dest = n) then
        LDcon (!id, !broadsent)
      else
        LDcon (!id, ackrec (any: ACK))
      endif
      []
      LDcon (!id, !ackmiss)
    )
  endloop
endproc

```


Notice the use of the ‘loop forever’ construct of E-LOTOS, which allows to describe the cyclical behaviour of the requester in a more concise way than using recursive process calls, as in LOTOS.

Response transaction The responder awaits an indication of a transaction request on the LDind gate. If a broadcast is indicated, the responder sends a response to the LINK by means of an LDres action with parameter no_op. Otherwise, the TRANS may either respond immediately (*concatenated transaction*), or defer the response (*split transaction*). A concatenated transaction is possible only if the requester is in its initial state (this is ensured by the synchronization on the LDreq gate), and a link data response with parameter hold is sent. For a split transaction, a link data response with parameter release is sent. After sending a link data response, the responder returns to its initial state.

```

process TransRes [<<Trans gates>>] (n, id: Nat) : noexit is
  loop forever var l: LIN_DIND in
    LDind (!id, ?l);
    if is_broadrec (l) then
      LDres (!id, any: ACK, !no_op)
    else
      LDres (!id, any: ACK, !hold); (* concatenated transaction *)
      LDreq (!id, any: Nat, any: HEADER, any: DATA)
      []
      LDres (!id, any: ACK, !release) (* split transaction *)
    endif
  endloop
endproc

```

Notice again the use of the ‘loop forever’ construct of E-LOTOS, and the use of ‘any’ patterns when the values exchanged are not relevant.

In the remainder of the paper, we present the CADP toolbox we used for this case-study and we discuss the verification results obtained.

8 The CADP verification toolbox

The CADP⁹ toolbox is dedicated to the design and verification of communication protocols and distributed systems. Initiated in 1986, its development has been guided by several motivations:

- This toolbox aims to offer an integrated set of functionalities ranging from interactive simulation to exhaustive, model-based verification methods. In particular, both logical and behavioural specifications can be verified.
- A major objective of the toolbox is to deal with large case-studies. Therefore, in addition to enumerative verification methods, it also includes more sophisticated approaches, such as symbolic verification, on-the-fly verification, and compositional model generation.
- Finally, this toolbox can be viewed as an open software platform: in addition to LOTOS, it also supports lower-level formalisms such as finite state machines and networks of communicating automata.

⁹CÆSAR/ALDÉBARAN Development Package

In the sequel, we only present the tools used throughout this case-study:

- CÆSAR [GS90] and CÆSAR.ADT [Gar89] are compilers that translate a LOTOS program into a Labelled Transition System (LTS for short) describing its exhaustive behaviour. This LTS can be represented either *explicitly*, as a set of states and transitions, or *implicitly*, as a library of C functions allowing to execute the program behaviour in a controlled way.
- ALDÉBARAN [FKM93] is a verification tool for comparing or minimizing LTSS with respect to (bi)simulation relations [Par81, Mil89]. Initially designed to deal with explicit LTSS produced by CÆSAR, it has been extended to also handle networks of communicating automata (for on-the-fly and symbolic verification). Several simulation and bisimulation relations are implemented within ALDÉBARAN, which offers a wide spectrum for expressing such behavioural specifications.

We also used two new tools (not yet integrated in CADP):

- XTL (*eXecutable Temporal Language*) [Mat94] is a functional language allowing a compact description of various temporal logic operators to be evaluated over an LTS. The XTL language gives access to all the informations contained in the states and labels of an LTS and offers primitives for exploring the transition relation. Temporal logic operators are implemented as recursively defined functions operating on sets of states. A prototype compiler for XTL has been developed, and several temporal logics like CTL [CES86] and ACTL [NV90] have already been implemented in XTL.
- TRAIAN [Viv97] is a prototype translator from E-LOTOS to LOTOS, which is currently under development. The current version supports a subset of E-LOTOS [SG96] sufficient for this case-study. It translates into LOTOS all the constructs used in this paper, namely declarations (of types, functions, and processes), simple behaviour expressions (parallel composition, choice, ‘if-then-else’, sequential composition, local declarations, loop constructs, action denotation, process call), and simple data expressions (‘if-then-else’, local declarations, normal forms, and operations calls).

9 Model generation

In order to perform verification by model-checking, we generated, using the CADP tools, various LTSS corresponding to the IEEE-1394 protocol.

First, we give the formal definition of the LTS model. Then, we present our experimental results concerning the IEEE-1394 model generation.

9.1 The LTS model

According to the operational semantics of LOTOS and untimed E-LOTOS, both LOTOS and E-LOTOS programs can be translated into (possibly infinite) LTSS, which encode all their possible execution sequences. An LTS is formally defined as a quadruple $M = \langle Q, A, T, q_{init} \rangle$ where:

- Q is the set of *states* of the program;
- A is a set of *actions* performed by the program. An action $a \in A$ is a tuple $G V_1, \dots, V_n$ where G is a *gate* and V_1, \dots, V_n ($n \geq 0$) are the values exchanged (i.e., sent or received) during the rendezvous at G . For the *silent* action τ , the value list must be empty ($n = 0$);

- $T \subseteq Q \times A \times Q$ is the *transition relation*. A transition $\langle q_1, a, q_2 \rangle \in T$ (written also “ $q_1 \xrightarrow{a} q_2$ ”) means that the program can move from state q_1 to state q_2 by performing action a ;
- $q_{init} \in Q$ is the *initial state* of the program.

For each state $q \in Q$, we note $Path(q)$ the set of all paths $q(= q_0) \xrightarrow{a_0} q_1 \xrightarrow{a_1} q_2 \dots$ issued from q .

9.2 LTS generation for IEEE-1394

In order to generate the LTSS corresponding to the IEEE-1394 E-LOTOS description, we used the following methodology: (1) Selection of appropriate abstractions allowing to generate finite LTSS of tractable size; (2) Translation of the E-LOTOS descriptions in LOTOS using the TRAIAN tool; (3) Translation of the resulting LOTOS descriptions into LTSS using the CÆSAR and CÆSAR.ADT compilers; (4) Minimization of the resulting LTSS modulo strong bisimulation [Par81] using the ALDÉBARAN tool.

To generate finite LTSS, we restricted to finite sets the domains of all protocol parameters. Therefore, in each experiment we gave a fixed value for the number of nodes n .

To keep the state space tractable, we made additional restrictions. Firstly, we restricted the domain of the sorts HEADER, DATA, and ACK to a single value. Secondly, we required that each TRANS process performs a finite number of request transactions. This can be elegantly modeled by adding to each node an Application process, which performs a finite number k of requests on the LDreq gate. The behaviour of the TRANS process presented in Section 7 becomes:

```

TransReq [...] (n, id)
| [LDreq] |
(
  TransRes [...] (n, id)
  |||
  Application [LDreq]
)

```

Finally, we considered three particular scenarios for the applications connected to the TRANS level:

S1. All the applications are passive (behaviour `stop`), except one (e.g., node 0) that performs a single request (behaviour `LDreq (!id, !dest, !h, !d); stop`).

S2. All the applications perform a single request (behaviour `LDreq (!id, !dest, !h, !d); stop`).

S3. All the applications are passive (behaviour `stop`), except one (e.g., node 0) that performs only k broadcast requests (behaviour `LDreq (!id, !n, !h, !d)` repeated k times).

The experiments on scenarios **S1** and **S2** were performed for a number of requests k fixed to 1, and for a number of nodes n varying between 1 and 3. The experiments on scenario **S3** were performed for n fixed to 2, and for k ranging between 2 and 4. The results of LTSS generation are given in Table 1. For each experiment, the table gives the size (in number of states and transitions) of the LTS and the time (in hours, minutes, and seconds) required for its generation.

All the experiments but one were performed on a Sun Ultra Sparc-1 machine (143 MHz) with 256 Mbytes of memory. The experiment on scenario **S2** with $n = 3$ and $k = 1$ has been performed on a Sun Enterprise-4000 machine with 2 Gbytes of memory: the corresponding results are partial, because the generation was interrupted due to memory limitations.

sc.	n	k	protocol LTS		time
			states	trans.	
S1	1	1	42	42	0 : 00'53"
	2	1	1,552	1,836	0 : 01'00"
	3	1	85,780	109,775	0 : 15'41"
S2	1	1	42	42	0 : 00'52"
	2	1	658,468	822,453	0 : 55'45"
	3	1	>6,942,719	>17,226,055	9 : 34'31"
S3	2	2	4,894	6,716	0 : 01'07"
	2	3	26,136	37,975	0 : 01'22"
	2	4	76,660	115,770	0 : 03'30"

Table 1: Results of LTSS generation for IEEE-1394

The state explosion problem prevented us from studying more complex scenarios with a greater number of nodes and/or requests. We could identify several reasons for this:

- A rough estimation of the state space for $n = 2$ (based on the sizes of state variable domains) gives six million states approximately.
- The presence of an unreliable medium induces a high degree of non-determinism: a signal can disappear, change its size or its destination, or be corrupted.
- This non-determinism is propagated to the LINK layer, which uses a “line listening” protocol, and therefore must take into account all possible incoming signals.
- The splitting of each data packet into four signals causes a “fine granularity” of the protocol behaviour.

10 Verification using temporal logic

The CADP toolbox offers two different verification approaches: bisimulations (using the ALDÉBARAN tool) and temporal logic properties (using the XTL tool). In this case-study we chose the second approach, because the desired correctness properties for the IEEE-1394 protocol expressed in natural language (see Section 10.2) are easier to translate into temporal logic formulas rather than bisimulations between LTSS and lead to shorter specifications.

As the dynamic semantics of LOTOS and E-LOTOS are action-based, it is natural to express the properties of programs in a temporal logic interpreted over the actions of LTSS. We used here a simplified fragment of the ACTL (Action CTL) temporal logic defined in [NV90], which is sufficiently powerful to express safety and liveness properties.

First, we briefly present the syntax and semantics of the ACTL fragment we used, then we express in ACTL the required properties of the IEEE-1394 protocol, and finally, we discuss the verification results obtained.

10.1 The ACTL temporal logic

In order to express predicates over the program actions (the so-called *basic predicates*), a small auxiliary logic of actions is needed. The action formulas α of this logic have the following syntax:

$$\begin{array}{l} \alpha ::= \mathbf{true} \\ \quad | \{G V_1, \dots, V_n\} \\ \quad | \neg \alpha \\ \quad | \alpha \wedge \alpha' \end{array}$$

The construction $\{G V_1, \dots, V_n\}$ denotes an *action pattern*, where G is a gate name and the values V_i ($1 \leq i \leq n$, $n \geq 0$) match the corresponding values exchanged (i.e., sent or received) when the action is performed. For simplicity purposes, and unlike the original ACTL logic, we also allow action patterns (of the form $\{\tau\}$) matching τ -actions.

Of course, the usual derived boolean operators are also allowed: we write **false** for $\neg \mathbf{true}$, $\alpha \vee \alpha'$ for $\neg(\neg \alpha \wedge \neg \alpha')$, and $\alpha \implies \alpha'$ for $\neg \alpha \vee \alpha'$.

The action formulas α are interpreted over the actions $a \in A$ of the model $M = \langle Q, A, T, q_{init} \rangle$ corresponding to a LOTOS program. The satisfaction of an action formula α by an action $a \in A$, written $a \models_M \alpha$ (or simply $a \models \alpha$ if the model M is understood), is defined inductively by:

$$\begin{array}{ll} a \models \mathbf{true} & \text{always;} \\ a \models \{G V_1, \dots, V_n\} & \text{iff } a = G V_1, \dots, V_n; \\ a \models \neg \alpha & \text{iff } a \not\models \alpha; \\ a \models \alpha \wedge \alpha' & \text{iff } a \models \alpha \text{ and } a \models \alpha'. \end{array}$$

The formulas φ of the ACTL fragment we used are defined by the following syntax:

$$\begin{array}{l} \varphi ::= \mathbf{true} \\ \quad | \neg \varphi \\ \quad | \varphi \wedge \varphi' \\ \quad | \mathbf{init} \\ \quad | \mathbf{EX}_\alpha \varphi \\ \quad | \mathbf{AX}_\alpha \varphi \\ \quad | \mathbf{E} [\varphi_\alpha \mathbf{U} \varphi'] \\ \quad | \mathbf{E} [\varphi_\alpha \mathbf{U}_{\alpha'} \varphi'] \\ \quad | \mathbf{A} [\varphi_\alpha \mathbf{U} \varphi'] \\ \quad | \mathbf{A} [\varphi_\alpha \mathbf{U}_{\alpha'} \varphi'] \end{array}$$

The “**init**” formula (which is not part of the original ACTL definition) characterizes the initial state of an LTS. We added it in order to express more naturally certain properties.

The satisfaction of an ACTL formula φ by a state $q \in Q$ of an LTS $M = \langle Q, A, T, q_{init} \rangle$, written $q \models_M \varphi$ (or simply $q \models \varphi$ if the model M is understood), is defined inductively by:

$$\begin{array}{ll} q \models \mathbf{true} & \text{always;} \\ q \models \neg \varphi & \text{iff } q \not\models \varphi; \\ q \models \varphi \wedge \varphi' & \text{iff } q \models \varphi \text{ and } q \models \varphi'; \\ q \models \mathbf{init} & \text{iff } q = q_{init}; \\ q \models \mathbf{EX}_\alpha \varphi & \text{iff } \exists q \xrightarrow{a} q' \in T \text{ such that } a \models \alpha \text{ and } q' \models \varphi; \\ q \models \mathbf{AX}_\alpha \varphi & \text{iff } \forall q \xrightarrow{a} q' \in T, a \models \alpha \text{ and } q' \models \varphi; \\ q \models \mathbf{E} [\varphi_\alpha \mathbf{U} \varphi'] & \text{iff } \exists q(= q_0) \xrightarrow{a_0} q_1 \xrightarrow{a_1} \dots \in \text{Path}(q), \\ & \exists k \geq 0 \text{ such that } q_k \models \varphi' \text{ and } \forall i \in [0; k-1], q_i \models \varphi \text{ and } a_i \models \alpha; \\ q \models \mathbf{E} [\varphi_\alpha \mathbf{U}_{\alpha'} \varphi'] & \text{iff } \exists q(= q_0) \xrightarrow{a_0} q_1 \xrightarrow{a_1} \dots \in \text{Path}(q), \\ & \exists k > 0 \text{ such that } q_k \models \varphi' \text{ and } \forall i \in [0; k-1], q_i \models \varphi \text{ and} \end{array}$$

$$\begin{aligned}
q \models \mathbf{A} [\varphi_\alpha \mathbf{U} \varphi'] & \quad \text{iff} \quad \forall j \in [0; k-2], a_j \models \alpha \text{ and } a_{k-1} \models \alpha'; \\
& \quad \forall q(= q_0) \xrightarrow{a_0} q_1 \xrightarrow{a_1} \dots \in \text{Path}(q), \\
& \quad \exists k \geq 0 \text{ such that } q_k \models \varphi' \text{ and } \forall i \in [0; k-1], q_i \models \varphi \text{ and } a_i \models \alpha; \\
q \models \mathbf{A} [\varphi_\alpha \mathbf{U}_{\alpha'} \varphi'] & \quad \text{iff} \quad \forall q(= q_0) \xrightarrow{a_0} q_1 \xrightarrow{a_1} \dots \in \text{Path}(q), \\
& \quad \exists k > 0 \text{ such that } q_k \models \varphi' \text{ and } \forall i \in [0; k-1], q_i \models \varphi \text{ and} \\
& \quad \forall j \in [0; k-2], a_j \models \alpha \text{ and } a_{k-1} \models \alpha'.
\end{aligned}$$

A model $M = \langle Q, A, T, q_{init} \rangle$ satisfies a formula φ , noted $M \models \varphi$ (or simply φ if the model M is understood), if and only if $q \models \varphi$ for all $q \in Q$.

Besides the usual derived boolean operators, we allow the following useful derived modalities:

$$\begin{aligned}
\langle \alpha \rangle \varphi & = \mathbf{EX}_\alpha \varphi \\
[\alpha] \varphi & = \neg \langle \alpha \rangle \neg \varphi \\
\mathbf{EF}_\alpha \varphi & = \mathbf{E} [\mathbf{true}_\alpha \mathbf{U} \varphi] \\
\mathbf{AF}_\alpha \varphi & = \mathbf{A} [\mathbf{true}_\alpha \mathbf{U} \varphi] \\
\mathbf{EG}_\alpha \varphi & = \neg \mathbf{AF}_\alpha \neg \varphi \\
\mathbf{AG}_\alpha \varphi & = \neg \mathbf{EF}_\alpha \neg \varphi
\end{aligned}$$

The $\langle \alpha \rangle \varphi$ and $[\alpha] \varphi$ operators are the well-known Hennessy-Milner modalities [HM85]. A state q satisfies $\langle \alpha \rangle \varphi$ (*resp.* $[\alpha] \varphi$) iff some (*resp.* all) of its direct successors reached after an action satisfying α satisfies (*resp.* satisfy) φ . A state q satisfies $\mathbf{EF}_\alpha \varphi$ (*resp.* $\mathbf{AF}_\alpha \varphi$) iff some path (*resp.* all paths) issued from q leads (*resp.* lead) via actions satisfying α to a state satisfying φ . A state q satisfies $\mathbf{EG}_\alpha \varphi$ (*resp.* $\mathbf{AG}_\alpha \varphi$) iff for some path (*resp.* all paths) issued from q , every prefix consisting of actions that satisfy α leads to a state satisfying φ .

10.2 The correctness properties

The expected functioning of the IEEE-1394 LINK layer protocol was informally characterized by Luttik [Lut97] in the form of five correctness requirements stated in natural language. Here, we formally express these properties as ACTL temporal logic formulas.

For conciseness, when writing the ACTL formulas, we will use suggestive names for the action patterns rather than their precise syntax defined in Section 10.1. For example, instead of writing “{ PAREq !id !immediate }” for the action pattern denoting the emission of a request by the node *id* on gate PAREq with parameter *immediate*, we will simply write “PAREq_id_immediate.”

Also, whenever possible, we will use the shorthand notation “ $\mathbf{INEV}(\alpha_1, \alpha_2) = \mathbf{A} [\mathbf{true}_{\alpha_1} \mathbf{U}_{\alpha_2} \mathbf{true}]$ ”, meaning that the program eventually performs an action satisfying α_2 , possibly preceded only by actions satisfying α_1 .

The five correctness properties can be formulated in ACTL as follows.

Property 1. *The protocol is deadlock free.*

We must express this property in the context of the finite behaviours we considered for TRANS: when all TRANS entities have reached their quota (in terms of transaction requests), the protocol will eventually reach a “terminating state”, since no more request transaction can be done. The problem is to make a distinction between these terminating states (artifacts of our machine limitations) and real deadlocks. A careful examination of the LINK and TRANS behaviours allowed us to identify these “correct” terminating states: they can occur only after an “arbitration reset gap” signal (action pattern *arbresgap*) followed by 0 or more confirmations that are sent back to the TRANS layer (action pattern *LDcon_any*). Thus, a deadlock occurring in a state different from the aforementioned terminating states is a real one. The formula below expresses that no such deadlock can be reached

from the initial state of the program.

$$\text{init} \implies \neg \mathbf{EF}_{\text{true}} \langle \neg(\text{arbresgap} \vee \text{LDcon_any}) \rangle \mathbf{EF}_{\text{LDcon_any}} [\text{true}] \text{false}$$

Property 2. *Between two subsequent “subaction gap” signals (action pattern PDind_any_sgap) at most two asynchronous packets have traveled over the BUS.*

We model the fact that a packet has traveled over the BUS by means of the LDcon_any action pattern, which stands for the reception of a confirmation on the LDcon gate by some TRANS requester.

$$\begin{aligned} & \mathbf{AG}_{\text{true}} [\text{PDind_any_sgap}] \\ & \mathbf{AG}_{\neg(\text{PDind_any_sgap} \vee \text{LDcon_any})} [\text{LDcon_any}] \\ & \mathbf{AG}_{\neg(\text{PDind_any_sgap} \vee \text{LDcon_any})} [\text{LDcon_any}] \\ & \mathbf{AG}_{\neg\text{PDind_any_sgap}} [\text{LDcon_any}] \text{false} \end{aligned}$$

Property 3. *If a node $0 \leq id \leq n - 1$ emitted a request on the LDreq gate (action pattern LDreq_id) and node id communicates a request on the PAreq gate (action pattern PAreq_id) each time it receives a “subaction gap” signal on the PDind gate (action pattern PDind_id_sgap) — and before an “arbitration reset gap” signal (action pattern arbresgap) occurs — it also eventually receives a confirmation on the LDcon gate (action pattern LDcon_id).*

$$\begin{aligned} & \mathbf{AG}_{\text{true}} [\text{LDreq_id}] \\ & \mathbf{AG}_{\neg(\text{PDind_id_sgap} \vee \text{arbresgap} \vee \text{LDcon_id})} [\text{PDind_id_sgap}] \\ & \mathbf{AG}_{\neg(\text{PAreq_id} \vee \text{arbresgap})} [\text{PAreq_id}] \\ & \mathbf{INEV}(\neg\text{arbresgap}, \text{LDcon_id}) \end{aligned}$$

Here we added the predicate “ $\neg\text{arbresgap}$ ” as first argument to the INEV operator (and also as part of the action predicates guarding the last two AG operators) in order to ensure that we refer to the same fairness interval (i.e., no arbresgap action occurred meanwhile).

Property 4. *Every request emitted by node $0 \leq id \leq n - 1$ on gate PAreq with parameter immediate (action pattern PAreq_id_immediate) is followed by a matching confirmation on gate PAcon with parameter won (action pattern PAcon_id_won).*

$$\mathbf{AG}_{\text{true}} [\text{PAreq_id_immediate}] \mathbf{INEV}(\neg\text{PAreq_id_immediate}, \text{PAcon_id_won})$$

Property 5. *Between two subsequent “arbitration reset gap” signals (action pattern arbresgap) no node $0 \leq id \leq n - 1$ receives a confirmation on gate PAcon with parameter won (action pattern PAcon_id_won) upon a request on gate PAreq with parameter fair (action pattern PAreq_id_fair) more than once.*

$$\begin{aligned} & \mathbf{AG}_{\text{true}} [\text{arbresgap}] \\ & \mathbf{AG}_{\neg\text{arbresgap}} [\text{PAreq_id_fair}] [\text{PAcon_id_won}] \\ & \mathbf{AG}_{\neg\text{arbresgap}} [\text{PAreq_id_fair}] [\text{PAcon_id_won}] \text{false} \end{aligned}$$

Notice again the predicate “ $\neg\text{arbresgap}$ ” used in the last two AG operators in order to ensure that no “arbitration reset gap” signal occurred since the one matched by the first box modality.

The properties 1, 3, and 4 are liveness properties; properties 2 and 5 are safety properties.

10.3 The verification results

The five temporal logic formulas given in Section 10.2 were evaluated on the LTSS corresponding to the scenarios S1, S2, and S3 using the XTL [Mat94] prototype model-checker.

It is worth noticing that, since the XTL language allows the definition of macro-notations (for action predicates as well as for temporal operators), the ACTL formulas given in Section 10.2 are almost identical to those written in the XTL source code.

The verifications were performed for all the LTSS produced by model generation (see Section 9). For each LTS, the time needed for evaluating the five formulas was less than one minute.

Properties 2 through 5 are true on all scenarios.

Property 1 is false on all scenarios, meaning that an unexpected deadlock occurs in the protocol. We obtained a counter-example by considering the following formula, disjoint from property 1:

$$\mathbf{init} \implies \mathbf{EF}_{\mathbf{true}} \langle \neg(\mathbf{arbresgap} \vee \mathbf{LDcon_any}) \rangle \quad [\mathbf{true}] \quad \mathbf{false}$$

meaning that there is a sequence starting from the initial state and leading to a “real deadlock” (according to the definition given in Section 10.2):

$$q_{\mathit{init}} \xrightarrow{a_0} q_1 \xrightarrow{a_1} \dots \xrightarrow{a_{l-1}} q_l \xrightarrow{a_l} q_{\mathit{deadlock}}$$

where $a_l \models \neg(\mathbf{arbresgap} \vee \mathbf{LDcon_any})$. The minimal sequence of this kind we were able to find using the `exhibitor` tool of CADP was of length $l = 50$.

By examining this sequence, we were able to identify the cause of the deadlock, which is the absence of the `LDres` action in the `LINK` state `Link4BRec` after receiving a broadcast packet (see Section 6). Although both the state machine of `LINK` and the μCRL description [Lut97] do not specify the `LDres` action, the IEEE-1394 Standard [IEE95] says that: “*The transaction layer shall communicate this response [link data response, LDres] after receiving a link data indication*”. However, when the `LINK` layer receives a link data response in reaction to a link data indication of a broadcast, “*the link layer shall do nothing*” (page 148). In this sense, the standard is ambiguous, because it does not specify clearly the semantics of the interconnection between the state machines: in the state machine diagram of `LINK`, no link data response can be accepted after a link data indication of broadcast arrival.

A correct version of the `Link4BRec` body is given below. This behaviour corrects the state machine given in [IEE95, page 174] and the μCRL description and is compatible with the explanatory text of the `LINK` services given at pages 147–148 of the IEEE-1394 Standard.

```

if (getdcrc (d) = check) then
  LDind (!id, !broadrec (gethead (h), getdata (d)));
  LDres (!id, any ACK, !no_op)    (* added to avoid deadlock *)
endif;
Link0 [...] (n, id, buf)

```

Using this correct version of the `LINK`, we generated again the models for all scenarios given in Section 9. Since the sizes of the new LTSS are very close to the previous ones, we do not give them here.

On the new LTSS, all the five correctness properties have been checked to be true.

11 Conclusion

In this paper, we presented the formal description in E-LOTOS of the `LINK` layer protocol of the “FireWire” high performance serial bus defined in the IEEE-1394 Standard [IEE95] and its verification by model-checking using the CADP (CÉSAR/ALDÉBARAN) protocol engineering toolbox. The

E-LOTOS descriptions of the LINK and BUS layers were derived from the corresponding ones written in μCRL by Luttk [Lut97]. The description of the TRANS layer is based on the state machines and text explanations given in [IEE95].

The E-LOTOS description we obtained has 7 pages instead of 13 pages of μCRL in [Lut97]. Especially for the data types, the gain in conciseness is significant: 4 pages of E-LOTOS instead of 8 pages of μCRL . Also, it is worth noticing that E-LOTOS allows a clearer and more readable description of the behaviour expressions than LOTOS and μCRL . In this sense, the fragment of E-LOTOS language we used seems to be adequate to protocol description, and eliminates some deficiencies of LOTOS.

To perform model-checking verifications, we generated the Labelled Transition Systems (LTSS) of the protocol by translating the E-LOTOS descriptions in LOTOS using the TRAIAN compiler, and then using the CÆSAR and CÆSAR.ADT compilers. To obtain LTSS of tractable size, we limited the domains of the protocol parameters (at most three nodes connected to the BUS) and we considered only three finite scenarios for the TRANS layer.

We performed verification by means of temporal logics using the XTL prototype model-checker. We expressed in the ACTL temporal logic a set of five correctness properties given in natural language by Luttk [Lut97] and we verified them on the IEEE-1394 LTS.

This verification approach allowed us to exhibit a missing transition in the state machine of LINK given in the IEEE-1394 Standard, which would induce a deadlock in the implementations that follow strictly this state machine (as it is the case with the μCRL description). We corrected our E-LOTOS description by adding this missing transition; on the new version of the protocol, all the correctness properties were successfully verified. We consider that, to avoid such ambiguities, the IEEE-1394 Standard should be improved by giving a precise definition of the state machine transitions and a formal semantics of state machine parallel composition.

The effort used up to perform this case-study was one man-month. The most important part of this effort was concentrated in finding the “good” abstractions of the TRANS layer behaviour, in order to avoid state explosion¹⁰. Although we were not able to generate the model for an infinite behaviour of the TRANS, the search for appropriate abstractions increased our confidence on the good functioning of the protocol obtained after correction.

This experience enforced our opinion that formal methods are very useful to the design and development of complex, critical applications. Using a formal approach, one can benefit not only of a disciplined methodology avoiding the ambiguities that may occur in semi-formal descriptions, but also of a basis for exhaustive verification.

Acknowledgements

Thanks are due to Hubert Garavel and Charles Pecheur for their suggestions and careful reading of this paper, to Bas Luttk and Laurent Mounier for useful discussions, and to Bruno Vivien for implementing the TRAIAN translator. We are also grateful to Catherine Cassagne for granting us access to the Sun Enterprise-4000 computer of the ENSIMAG engineering school.

¹⁰It is worth noticing that the tools are still under improvement; we hope to obtain better results in the future.

A Description of the data structures

This Annex presents the E-LOTOS module DATA defining the data types used in the protocol. The types Nat and Bool are predefined E-LOTOS types for natural numbers and booleans. The auxiliary module ENUM2 is used to define in a uniform manner the types CHECK, DATA, HEADER, ACK, PHY_AREQ, and PHY_ACONF, which are all enumerated types with two values.

```

module ENUM2 is
  type ENUM2 is v1 | v2 endtype
endmod

module DATA
  import
    ENUM2 renaming (CHECK      for ENUM2, bottom for v1, check      for v2),
    ENUM2 renaming (DATA      for ENUM2, d1      for v1, d2        for v2),
    ENUM2 renaming (HEADER    for ENUM2, h1      for v1, h2        for v2),
    ENUM2 renaming (ACK       for ENUM2, a1      for v1, a2        for v2),
    ENUM2 renaming (PHY_AREQ  for ENUM2, fair    for v1, immediate for v2),
    ENUM2 renaming (PHY_ACONF for ENUM2, won     for v1, lost     for v2)
  is
    function crc (d: DATA) : CHECK is check endfun

    function crc (h: HEADER) : CHECK is check endfun

    function crc (a: ACK) : CHECK is check endfun

    type BOC is release | hold | no_op endtype

    type ACKSIG is acksig (a: ACK, c: CHECK) endtype

    type DESTSIG is destsig (dest: Nat) endtype

    type HEADERSIG is headersig (h: HEADER, c: CHECK) endtype

    type DATASIG is datasig (d: DATA, c: CHECK) endtype

    type SIGNAL is ACK, ACKSIG,
      sig (dest: DESTSIG) | sig (h: HEADERSIG)
      | sig (d: DATASIG)   | sig (a: ACKSIG)
      | dhead
      | Start | End | Prefix
      | subactgap | Dummy
    endtype

    function is_dest (x: SIGNAL) : Bool is
      case x is
        sig (?xdest: DESTSIG) -> true
        | otherwise -> false
      endcase
    endfun

```

```
function is_header (x: SIGNAL) : Bool is
  case x is
    sig (?xsigh: HEADERSIG) -> true
  | otherwise -> false
  endcase
endfun

function is_data (x: SIGNAL) : Bool is
  case x is
    sig (?xsigd: DATASIG) -> true
  | otherwise -> false
  endcase
endfun

function is_ack (x: SIGNAL) : Bool is
  case x is
    sig (?xsiga: ACKSIG) -> true
  | otherwise -> false
  endcase
endfun

function is_physig (x: SIGNAL) : Bool is
  case
    x::Start or x::End or x::Prefix or x::subactgap -> true
  | otherwise -> false
  endcase
endfun

function valid_ack (x: SIGNAL) : Bool is
  case x is
    sig (acksig (?xa: ACK, ?xc: CHECK)) -> xc = check
  | otherwise -> false
  endcase
endfun

function valid_hpart (x: SIGNAL) : Bool is
  case x is
    sig (headsig (?xh: HEADER, ?xc: CHECK)) -> xc = check
  | otherwise -> false
  endcase
endfun

function getdest (x: SIGNAL) : Nat is
  case x is
    sig (destsig (?xn: Nat)) -> xn
  endcase
endfun
```

```
function gethead (x: SIGNAL) : HEADER is
  case x is
    sig (headersig (?xh: HEADER, ?xc: CHECK)) -> xh
  endcase
endfun

function getdcrc (x: SIGNAL) : CHECK is
  case x is
    sig (datasig (?xd: DATA, ?xc: CHECK)) -> xc
  endcase
endfun

function getdata (x: SIGNAL) : DATA is
  case x is
    sig (datasig (?xd: DATA, ?xc: CHECK)) -> xd
  endcase
endfun

function getack (x: SIGNAL) : ACK is
  case x is
    sig (acksig (?xa: ACK, ?xc: CHECK)) -> xa
  endcase
endfun

function corrupt (x: SIGNAL) : SIGNAL is
  case x is
    sig (headersig(?xh: HEADER, ?xc: CHECK)) -> sig (headersig(xh, bottom))
  | sig (datasig (?xd: DATA, ?xc: CHECK)) -> sig (datasig (xd, bottom))
  | sig (acksig (?xa: ACK, ?xc: CHECK)) -> sig (acksig (xa, bottom))
  | otherwise -> x
  endcase
endfun

type SIG_TUPLE is
  quadruple (dh: SIGNAL, dest: SIGNAL, h: SIGNAL, d: SIGNAL)
  | void
endtype

function is_void (x: SIG_TUPLE) : Bool is
  case x is
    void -> true
  | otherwise -> false
  endcase
endfun

type LIN_DCONF is
  ackrec (a: ACK) | ackmiss | broadsent
endtype
```

```

type LIN_DIND is
  good (h: HEADER, d: DATA)
  | broadrec (h: HEADER, d: DATA)
  | dcrc_err (h: HEADER)
entype

function is_broadcast (x: LIN_DIND) : Bool is
  case x is
    broadrec (?xh: HEADER, ?xd: DATA) -> true
    | otherwise -> false
  endcase
endfun

type LDreqType is (id: Nat, dest: Nat, h: HEADER, d: DATA) entype

type LDconType is (id: Nat, dc: LIN_DCONF) entype

type LDindType is (id: Nat, di: LIN_DIND) entype

type LDresType is (id: Nat, a: ACK, b: BOC) entype

type PDreqType is (id: Nat, s: SIGNAL) entype

type PDindType is (id: Nat, s: SIGNAL) entype

type PAreqType is (id: Nat, ar: PHY_AREQ) entype

type PAconType is (id: Nat, ac: PHY_ACONF) entype

type BoolTABLE is
  empty
  | btable (x: Nat, b: Bool, t: BoolTABLE)
entype

function init (x: Nat) : Booltable is
  case x is
    0 -> empty
    | otherwise -> btable (x-1, false, init (x-1))
  endcase
endfunc

function invert (x: Nat, t: BoolTABLE) : BoolTABLE is
  case t is
    empty -> empty
    | btable (?xnat: Nat, ?xbool: Bool, ?xbt: BoolTABLE) ->
      if (xnat = x) then
        btable (xnat, not (xbool), xbt)
      else
        btable (xnat, xbool, invert (x, xbt))
  endcase

```

```
        endif
      endcase
    endfunc

function get (x: Nat, t: BoolTABLE) : Bool is
  case t is
    empty -> true
  | btable (?xnat: Nat, ?xbool: Bool, ?xbt: BoolTABLE) ->
    if (xnat = x) then
      xbool
    else
      get (x, xbt)
    endif
  endcase
endfunc

function zero (t: BoolTABLE) : Bool is
  case t is
    empty -> true
  | otherwise -> false
  endcase
endfunc

function one (t: BoolTABLE) : Bool is
  case t is
    empty -> false
  | btable (any: Nat, any: Bool, ?xbt: BoolTABLE) -> zero (xbt)
  endcase
endfunc

function more (t: BoolTABLE) : Bool is
  not (zero (t)) and not (one (t))
endfunc

endmod
```

References

- [ANS94] ANSI/IEEE. Standard for Control and Status Register (CSR) Architecture for Micro-computer Buses. ANSI/IEEE Standard ISO/IEC 13213:1994, ANSI/IEEE Std 1212, Institution of Electrical and Electronic Engineers, 1994.
- [BB88] Tommaso Bolognesi and Ed Brinksma. Introduction to the ISO Specification Language LOTOS. *Computer Networks and ISDN Systems*, 14(1):25–29, January 1988.
- [CES86] E. M. Clarke, E. A. Emerson, and A. P. Sistla. Automatic Verification of Finite-State Concurrent Systems using Temporal Logic Specifications. *ACM Transactions on Programming Languages and Systems*, 8(2):244–263, April 1986.

- [CGM⁺96] Ghassan Chehaibar, Hubert Garavel, Laurent Mounier, Nadia Tawbi, and Ferruccio Zulian. Specification and Verification of the PowerScale Bus Arbitration Protocol: An Industrial Experiment with LOTOS. In Reinhard Gotzhein and Jan Bredereke, editors, *Proceedings of FORTE/PSTV'96 (Kaiserslautern, Germany)*, pages 435–450. IFIP, Chapman & Hall, October 1996.
- [dMRV92] Jan de Meer, Rudolf Roth, and Son Vuong. Introduction to Algebraic Specifications Based on the Language ACT ONE. *Computer Networks and ISDN Systems*, 23(5):363–392, 1992.
- [FGK⁺96] Jean-Claude Fernandez, Hubert Garavel, Alain Kerbrat, Radu Mateescu, Laurent Mounier, and Mihaela Sighireanu. CADP (CÆSAR/ALDEBARAN Development Package): A Protocol Validation and Verification Toolbox. In Rajeev Alur and Thomas A. Henzinger, editors, *Proceedings of CAV'96 (New Brunswick, New Jersey, USA)*, volume 1102 of *LNCS*, pages 437–440. Springer Verlag, August 1996.
- [FKM93] Jean-Claude Fernandez, Alain Kerbrat, and Laurent Mounier. Symbolic Equivalence Checking. In C. Courcoubetis, editor, *Proceedings of CAV'93 (Heraklion, Greece)*, volume 697 of *LNCS*. Springer Verlag, June 1993.
- [Gar89] Hubert Garavel. Compilation of LOTOS Abstract Data Types. In Son T. Vuong, editor, *Proceedings of FORTE'89 (Vancouver B.C., Canada)*, pages 147–162. North-Holland, December 1989.
- [Gar95] Hubert Garavel. On the Introduction of Gate Typing in E-LOTOS. In Piotr Dembinski and Marek Sredniawa, editors, *Proceedings of PSTV'95 (Warsaw, Poland)*. IFIP, Chapman & Hall, June 1995.
- [GP90] J-F. Groote and A. Ponse. The syntax and semantics of μ CRL. Technical Report CS-R9076, CWI, Amsterdam, december 1990.
- [GS90] Hubert Garavel and Joseph Sifakis. Compilation and Verification of LOTOS Specifications. In L. Logrippo, R. L. Probert, and H. Ural, editors, *Proceedings of PSTV'90 (Ottawa, Canada)*, pages 379–394. IFIP, North-Holland, June 1990.
- [Gut77] J. Guttag. Abstract Data Types and the Development of Data Structures. *Communications of the ACM*, 20(6):396–404, June 1977.
- [HM85] M. Hennessy and R. Milner. Algebraic laws for nondeterminism and concurrency. *Journal of the ACM*, 32:137–161, 1985.
- [Hoa85] C. A. R. Hoare. *Communicating Sequential Processes*. Prentice-Hall, 1985.
- [IEE95] IEEE. Standard for a High Performance Serial Bus. IEEE Standard 1394-1995, Institution of Electrical and Electronic Engineers, 1995.
- [ISO88] ISO/IEC. LOTOS — A Formal Description Technique Based on the Temporal Ordering of Observational Behaviour. International Standard 8807, ISO — Information Processing Systems — OSI, Genève, September 1988.
- [ISO92] ISO/IEC. Distributed Transaction Processing — Part 3: Protocol Specification. International Standard 10026-3, ISO — Information Processing Systems — OSI, Genève, 1992.
- [ISO95] ISO/IEC. ODP Trading Function. Draft Rec X9tr 13235, ISO/IEC, June 1995.

- [LL95] R. Lai and A. Lo. An Analysis of the ISO FTAM Basic File Protocol Specified in LOTOS. *Australian Computer Journal*, 27(1):1–7, February 1995.
- [Lut97] Bas Luttik. A Specification of the Link Layer of P1394. Presentation of case study proposed for the COST 247 workshop, Draft Version, February 1997.
- [Mat94] Radu Mateescu. *Définition et compilation d’un méta-langage pour l’implémentation des logiques temporelles*. DEA, Institut National Polytechnique de Grenoble, June 1994.
- [Mil89] Robin Milner. *Communication and Concurrency*. Prentice-Hall, 1989.
- [NV90] R. De Nicola and F. W. Vaandrager. *Action versus State based Logics for Transition Systems*. In *Proceedings Ecole de Printemps on Semantics of Concurrency*, volume 469 of *Lecture Notes in Computer Science*, pages 407–419. Springer Verlag, 1990.
- [Par81] David Park. Concurrency and Automata on Infinite Sequences. In Peter Deussen, editor, *Theoretical Computer Science*, volume 104 of *LNCS*, pages 167–183. Springer Verlag, March 1981.
- [Que97] Juan Quemada, editor. Working Draft on Enhancements to LOTOS. Draft International Standard, ISO/IEC JTC1/SC21/WG7 Project 1.21.20.2.3, January 1997.
- [SG96] Mihaela Sighireanu and Hubert Garavel. E-LOTOS User Language. Rapport SPECTRE 96-06, VERIMAG, Grenoble, October 1996. In ISO/IEC JTC1/SC21 Third Working Draft on Enhancements to LOTOS (1.21.20.2.3). Output document of the edition meeting, Kansas City, Missouri, USA, May, 12–21, 1996.
- [Tur93] Kenneth J. Turner, editor. *Using Formal Description Techniques – An Introduction to ESTELLE, LOTOS, and SDL*. John Wiley, 1993.
- [Viv97] Bruno Vivien. Contribution à la réalisation d’un compilateur E-LOTOS à l’aide du générateur de compilateurs SYNTAX/FNC-2. Mémoire d’ingénieur, CNAM, Grenoble, 1997. To appear.



Unité de recherche INRIA Lorraine, Technopôle de Nancy-Brabois, Campus scientifique,
615 rue du Jardin Botanique, BP 101, 54600 VILLERS LÈS NANCY
Unité de recherche INRIA Rennes, Irisa, Campus universitaire de Beaulieu, 35042 RENNES Cedex
Unité de recherche INRIA Rhône-Alpes, 655, avenue de l'Europe, 38330 MONTBONNOT ST MARTIN
Unité de recherche INRIA Rocquencourt, Domaine de Voluceau, Rocquencourt, BP 105, 78153 LE CHESNAY Cedex
Unité de recherche INRIA Sophia-Antipolis, 2004 route des Lucioles, BP 93, 06902 SOPHIA-ANTIPOLIS Cedex

Éditeur
INRIA, Domaine de Voluceau, Rocquencourt, BP 105, 78153 LE CHESNAY Cedex (France)
ISSN 0249-6399