Specification and Verification of the PowerScale Bus Arbitration Protocol:An Industrial Experiment with LOTOS - Archive ouverte HAL Access content directly
Reports (Research Report) Year : 1996

Specification and Verification of the PowerScale Bus Arbitration Protocol:An Industrial Experiment with LOTOS

Abstract

This paper presents the results of an industrial case-study concerning the use of formal methods for the validation of hardware design. The case-study focuses on PowerScale, a multiprocessor architecture based on PowerPC micro-processors and used in Bull's Escala series of servers and workstations. The specification language LOTOS (ISO International Standard 8807) was used to describe formally the main components of this architecture (processors, memory controller and bus arbiter). Four correctness properties were identified, which express the essential requirements for a proper functioning of the arbitration algorithm, and formalized in terms of bisimulation relations (modulo abstractions) between finite labelled transition systems. Using the compositional and on-the-fly model-checking techniques implemented in the CADP (CAESAR/ALDEBARAN) toolbox, the correctness of the arbitration algorithm was established automatically in a few minutes.
Fichier principal
Vignette du fichier
RR-2958.pdf (302.26 Ko) Télécharger le fichier

Dates and versions

inria-00073740 , version 1 (24-05-2006)

Identifiers

  • HAL Id : inria-00073740 , version 1

Cite

Ghassan Chehaibar, Hubert Garavel, Laurent Mounier, Nadia Tawbi, Ferruccio Zulian. Specification and Verification of the PowerScale Bus Arbitration Protocol:An Industrial Experiment with LOTOS. [Research Report] RR-2958, INRIA. 1996. ⟨inria-00073740⟩
150 View
447 Download

Share

Gmail Facebook Twitter LinkedIn More