HAL will be down for maintenance from Friday, June 10 at 4pm through Monday, June 13 at 9am. More information
Skip to Main content Skip to Navigation
Reports

Latch Optimization in Circuits Generated from High-level Descriptions

Ellen M. Sentovich 1 Horia Toma Gérard Berry
1 MEIJE - Concurrency, Synchronization and Real-time Programming
CRISAM - Inria Sophia Antipolis - Méditerranée
Keywords : STATE ASSIGNAMENT REACHABLE STATES COMPUTATION HIGH-LEVEL SYNTHESIS REGISTER REMOVAL SEQUENTIAL OPTIMISATION
Document type :
Reports
Complete list of metadata

Cited literature [1 references]  Display  Hide  Download
https://hal.inria.fr/inria-00073756
Contributor : Rapport de Recherche Inria Connect in order to contact the contributor
Submitted on : Wednesday, May 24, 2006 - 1:41:35 PM
Last modification on : Friday, February 4, 2022 - 3:18:54 AM
Long-term archiving on: : Sunday, April 4, 2010 - 11:57:09 PM

Files

Vignette du document
RR-2943.pdf

Identifiers

  • HAL Id : inria-00073756, version 1

Collections

INRIA | INRIA-RRRT | LARA | INRIA2

Citation

Ellen M. Sentovich, Horia Toma, Gérard Berry. Latch Optimization in Circuits Generated from High-level Descriptions. RR-2943, INRIA. 1996. ⟨inria-00073756⟩

Export

BibTeX TEI DC DCterms EndNote Datacite

Share

Metrics

Record views

52

Files downloads

141

 

Contact                    Legal Notice                    Personal Data