Optimal Loop Parallelization under Register Constraints

Christine Eisenbeis 1 Antoine Sawaya 1
1 A3 - Advanced analysis to code optimization
UP11 - Université Paris-Sud - Paris 11, Inria Saclay - Ile de France
Abstract : This report deals with the interaction between instruction scheduling and register allocation, in the case of straight line code and in the case of loops. This problem is at the heart of code optimization in microprocessors with instruction-level parallelism. Usual solutions use heuristics based on a decoupled approach. We propose here a formulation by linear integer programming, that allows dependence, resource and register constraints to be integrated in the same framework . By varying the parameters, all kinds of optimization problems can be solved exactly (maximization of the throughput, minimization of the number of registers). We report on examples of computation timings that turn out to be prohibitive in some specific cases, but tractable on average.
Type de document :
Rapport
[Research Report] RR-2781, INRIA. 1996
Liste complète des métadonnées

Littérature citée [2 références]  Voir  Masquer  Télécharger

https://hal.inria.fr/inria-00073911
Contributeur : Rapport de Recherche Inria <>
Soumis le : mercredi 24 mai 2006 - 14:03:20
Dernière modification le : jeudi 9 février 2017 - 15:57:10
Document(s) archivé(s) le : jeudi 24 mars 2011 - 13:19:10

Fichiers

Identifiants

  • HAL Id : inria-00073911, version 1

Collections

Citation

Christine Eisenbeis, Antoine Sawaya. Optimal Loop Parallelization under Register Constraints. [Research Report] RR-2781, INRIA. 1996. 〈inria-00073911〉

Partager

Métriques

Consultations de la notice

278

Téléchargements de fichiers

149